TW200724952A - A scan chain and an IC verification method using the scan chain - Google Patents
A scan chain and an IC verification method using the scan chainInfo
- Publication number
- TW200724952A TW200724952A TW094145908A TW94145908A TW200724952A TW 200724952 A TW200724952 A TW 200724952A TW 094145908 A TW094145908 A TW 094145908A TW 94145908 A TW94145908 A TW 94145908A TW 200724952 A TW200724952 A TW 200724952A
- Authority
- TW
- Taiwan
- Prior art keywords
- scan chain
- verification method
- registers
- mode
- multiplexers
- Prior art date
Links
Abstract
A scan chain and an IC verification method using the scan chain are provided. Said IC comprises plurality of registers and corresponding input combinational logic and output combinational logic. Said IC further comprises a first multiplexer and a second multiplexer corresponding to each of said registers, said IC can be switched between normal mode, holding mode and snapshot mode by changing the state of said first multiplexers and second multiplexers. When switched to the snapshot mode, said registers are connected one by one and form a scan chain.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW94145908A TWI274171B (en) | 2005-12-22 | 2005-12-22 | A scan chain and an IC verification method using the scan chain |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW94145908A TWI274171B (en) | 2005-12-22 | 2005-12-22 | A scan chain and an IC verification method using the scan chain |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI274171B TWI274171B (en) | 2007-02-21 |
TW200724952A true TW200724952A (en) | 2007-07-01 |
Family
ID=38623076
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW94145908A TWI274171B (en) | 2005-12-22 | 2005-12-22 | A scan chain and an IC verification method using the scan chain |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI274171B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI468950B (en) * | 2008-04-30 | 2015-01-11 | Synopsys Inc | Method and apparatus for executing a hardware simulation and verification solution |
TWI716079B (en) * | 2019-05-09 | 2021-01-11 | 大陸商長江存儲科技有限責任公司 | Simulation method for use in functional equivalence check |
-
2005
- 2005-12-22 TW TW94145908A patent/TWI274171B/en not_active IP Right Cessation
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI468950B (en) * | 2008-04-30 | 2015-01-11 | Synopsys Inc | Method and apparatus for executing a hardware simulation and verification solution |
TWI716079B (en) * | 2019-05-09 | 2021-01-11 | 大陸商長江存儲科技有限責任公司 | Simulation method for use in functional equivalence check |
US11170147B2 (en) | 2019-05-09 | 2021-11-09 | Yangtze Memory Technologies Co., Ltd. | Simulation method for use in functional equivalence check |
Also Published As
Publication number | Publication date |
---|---|
TWI274171B (en) | 2007-02-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2004102803A3 (en) | A scalable scan-path test point insertion technique | |
WO2007149808A3 (en) | Logic device and method supporting scan test | |
WO2012125241A3 (en) | Clock gated power saving shift register | |
TW200618476A (en) | Flip flop circuit & same with scan function | |
WO2008084363A3 (en) | Circuit comprising a matrix of programmable logic cells | |
WO2007100406A3 (en) | Reduced pin count scan chain implementation | |
KR101293445B1 (en) | System and device for reducing instantaneous voltage droop during a scan shift operation | |
WO2005013044A3 (en) | Clock generator with skew control | |
TW200732686A (en) | IC testing methods and apparatus | |
WO2008140790A3 (en) | Recording of emulation states using replicated memory elements | |
DE602005017039D1 (en) | SYNCHRONOUS PIPELINE WITH NORMALLY TRANSPARENT PIPELINE LEVELS | |
TW200640138A (en) | Pipelined datapath with dynamically reconfigurable pipeline stages | |
EP2391010A3 (en) | A programmable logic device having complex logic blocks with improved logic cell functionality | |
ATE464570T1 (en) | TESTING AN INTEGRATED CIRCUIT WITH MULTIPLE CLOCK DOMAIN | |
ATE421098T1 (en) | CIRCUIT WITH ASYNCHRONOUSLY WORKING COMPONENTS | |
ATE470936T1 (en) | DIGITAL DATA BUFFER | |
TW200740121A (en) | Clock-pulse generator and shift register | |
ATE394683T1 (en) | JTAG TEST ARCHITECTURE FOR A MULTI-CHIP PACK | |
JP2019515282A5 (en) | ||
TW200707696A (en) | Single pin multi-function singal detection method and structure therefor | |
WO2009123828A3 (en) | Compact circuit-simulation output | |
WO2004075403A3 (en) | Electronic circuit with array of programmable logic cells | |
TW200502563A (en) | A system and method for performing scan test with single scan clock | |
WO2004090682A3 (en) | Minimization of clock skew and clock phase delay in integrated circuits | |
TW200724952A (en) | A scan chain and an IC verification method using the scan chain |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |