TW200713507A - Source side injection storage device with control gates adjacent to shared source/drain and method therefor - Google Patents
Source side injection storage device with control gates adjacent to shared source/drain and method thereforInfo
- Publication number
- TW200713507A TW200713507A TW095121525A TW95121525A TW200713507A TW 200713507 A TW200713507 A TW 200713507A TW 095121525 A TW095121525 A TW 095121525A TW 95121525 A TW95121525 A TW 95121525A TW 200713507 A TW200713507 A TW 200713507A
- Authority
- TW
- Taiwan
- Prior art keywords
- storage device
- control gates
- side injection
- source
- drain
- Prior art date
Links
- 238000002347 injection Methods 0.000 title abstract 2
- 239000007924 injection Substances 0.000 title abstract 2
- 238000000034 method Methods 0.000 title 1
- 239000007943 implant Substances 0.000 abstract 1
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0466—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS]
- G11C16/0475—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS] comprising two or more independent storage sites which store independent data
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
- H01L29/42328—Gate electrodes for transistors with a floating gate with at least one additional gate other than the floating gate and the control gate, e.g. program gate, erase gate or select gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
- H01L29/42332—Gate electrodes for transistors with a floating gate with the floating gate formed by two or more non connected parts, e.g. multi-particles flating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66833—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a charge trapping gate insulator, e.g. MNOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Nanotechnology (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Crystallography & Structural Chemistry (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/170,446 US7378314B2 (en) | 2005-06-29 | 2005-06-29 | Source side injection storage device with control gates adjacent to shared source/drain and method therefor |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200713507A true TW200713507A (en) | 2007-04-01 |
TWI390674B TWI390674B (zh) | 2013-03-21 |
Family
ID=37588417
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW095121525A TWI390674B (zh) | 2005-06-29 | 2006-06-16 | 具有鄰接至共享源極/汲極之控制閘極之源極側注入儲存裝置及其方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US7378314B2 (zh) |
TW (1) | TWI390674B (zh) |
WO (2) | WO2007005190A2 (zh) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7622349B2 (en) * | 2005-12-14 | 2009-11-24 | Freescale Semiconductor, Inc. | Floating gate non-volatile memory and method thereof |
US7479429B2 (en) * | 2007-01-31 | 2009-01-20 | Freescale Semiconductor, Inc. | Split game memory cell method |
US8320191B2 (en) | 2007-08-30 | 2012-11-27 | Infineon Technologies Ag | Memory cell arrangement, method for controlling a memory cell, memory array and electronic device |
CN103247527A (zh) * | 2012-02-10 | 2013-08-14 | 中国科学院微电子研究所 | 一种去除硅纳米晶的方法 |
US8853027B2 (en) | 2012-10-01 | 2014-10-07 | Freescale Semiconductor, Inc. | Split gate flash cell |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5871820A (en) * | 1995-04-06 | 1999-02-16 | General Electric Company | Protection of thermal barrier coating with an impermeable barrier coating |
DE19680503B3 (de) * | 1995-06-26 | 2014-01-09 | General Electric Co. | Verbundmaterial mit durch mehrere Überzüge geschütztem Wärmesperren-Überzug und Verfahren zu seiner Herstellung |
JP3600393B2 (ja) * | 1997-02-10 | 2004-12-15 | 株式会社東芝 | 半導体装置及びその製造方法 |
US5866934A (en) * | 1997-06-20 | 1999-02-02 | Advanced Micro Devices, Inc. | Parallel and series-coupled transistors having gate conductors formed on sidewall surfaces of a sacrificial structure |
US6133098A (en) * | 1999-05-17 | 2000-10-17 | Halo Lsi Design & Device Technology, Inc. | Process for making and programming and operating a dual-bit multi-level ballistic flash memory |
US6645649B2 (en) * | 2000-10-31 | 2003-11-11 | Kyocera Corporation | Surface-coated sintered body of silicon nitride |
US7518179B2 (en) * | 2004-10-08 | 2009-04-14 | Freescale Semiconductor, Inc. | Virtual ground memory array and method therefor |
-
2005
- 2005-06-29 US US11/170,446 patent/US7378314B2/en not_active Expired - Fee Related
-
2006
- 2006-06-08 WO PCT/US2006/022279 patent/WO2007005190A2/en active Application Filing
- 2006-06-08 WO PCT/US2006/022277 patent/WO2007005189A2/en active Application Filing
- 2006-06-16 TW TW095121525A patent/TWI390674B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
WO2007005190A3 (en) | 2009-04-16 |
WO2007005189A2 (en) | 2007-01-11 |
US7378314B2 (en) | 2008-05-27 |
US20070001218A1 (en) | 2007-01-04 |
WO2007005190A2 (en) | 2007-01-11 |
WO2007005189A3 (en) | 2009-05-22 |
TWI390674B (zh) | 2013-03-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200701236A (en) | Non-volatile memory cells, memory arrays including the same and methods of operating cells and arrays | |
TW200603412A (en) | Charge trapping non-volatile memory and method for operating same | |
TW200733366A (en) | Split gate memory cell in a FinFET | |
EP2048709A3 (en) | Non-volatile memory device, method of operating the same, and method of fabricating the same | |
TWI265637B (en) | Method for manufacturing a multiple-gate charge trapping non-volatile memory | |
WO2005048299A3 (en) | Transistor having three electronically isolated electrodes and method of formation | |
TWI265521B (en) | Operation scheme with charge balance for charge trapping non-volatile memory | |
TW200802802A (en) | Closed cell configuration to increase channel density for sub-micron planar semiconductor power device | |
TW200603171A (en) | Flash memory with enhanced program and erase coupling and process of fabricating the same | |
WO2012170409A3 (en) | Techniques for providing a semiconductor memory device | |
TW200608403A (en) | Integrated circuit memory device and operating method thereof | |
TW200644237A (en) | High-voltage MOS device | |
TW200701441A (en) | Non-volatile memory and manufacturing method and operating method thereof | |
TW200713507A (en) | Source side injection storage device with control gates adjacent to shared source/drain and method therefor | |
WO2009032606A3 (en) | Thin gate structure for memory cells and methods for forming the same | |
WO2008004179A3 (en) | Non-volatile memory and-array and method for operating the game | |
TW200504755A (en) | Nonvolatile memory cells with buried channel transistors | |
ATE535938T1 (de) | Nichtflüchtige sram-speicherzelle mit transistoren mit beweglichem gate und piezoelektrischer betätigung | |
TW200618118A (en) | Method of making mirror image memory cell transistor pairs featuring poly floating spacers | |
TW200634996A (en) | Method of fabricating flash memory device | |
TW200642044A (en) | High K stack for non-volatile memory | |
WO2007117977A3 (en) | Memory cell with reduced size and standby current | |
TW200707652A (en) | Semiconductor device and method for forming the same | |
TW200620482A (en) | Memory cell with reduced DIBL and VSS resistance | |
TW200733363A (en) | Non-volatile memory cell and method of making the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |