TW200709567A - Interface and method for transmitting data between at least two devices - Google Patents

Interface and method for transmitting data between at least two devices

Info

Publication number
TW200709567A
TW200709567A TW095121570A TW95121570A TW200709567A TW 200709567 A TW200709567 A TW 200709567A TW 095121570 A TW095121570 A TW 095121570A TW 95121570 A TW95121570 A TW 95121570A TW 200709567 A TW200709567 A TW 200709567A
Authority
TW
Taiwan
Prior art keywords
devices
interface
transmitting data
data line
line coupled
Prior art date
Application number
TW095121570A
Other languages
English (en)
Inventor
Emil Lambrache
Benjamin F Froemming
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp filed Critical Atmel Corp
Publication of TW200709567A publication Critical patent/TW200709567A/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4072—Drivers or receivers
    • G06F13/4077—Precharging or discharging
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
TW095121570A 2005-06-23 2006-06-16 Interface and method for transmitting data between at least two devices TW200709567A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/166,290 US20060294275A1 (en) 2005-06-23 2005-06-23 Fast two wire interface and protocol for transferring data

Publications (1)

Publication Number Publication Date
TW200709567A true TW200709567A (en) 2007-03-01

Family

ID=37568939

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095121570A TW200709567A (en) 2005-06-23 2006-06-16 Interface and method for transmitting data between at least two devices

Country Status (3)

Country Link
US (2) US20060294275A1 (zh)
TW (1) TW200709567A (zh)
WO (1) WO2007001755A1 (zh)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070250652A1 (en) * 2006-04-24 2007-10-25 Atmel Corporation High speed dual-wire communications device requiring no passive pullup components
US20100166172A1 (en) * 2008-12-31 2010-07-01 Whaley Jeffrey A Subscriber line interface circuitry with integrated serial interfaces
DE102010028448A1 (de) * 2010-04-30 2011-11-03 Tridonic Gmbh & Co. Kg Schnittstellenschaltung und Verfahren zur Beeinflussung der Flankensteilheit eines Ansteuersignals
TWI414207B (zh) * 2010-07-16 2013-11-01 Macroblock Inc 串列控制器與串列雙向控制器
KR102222643B1 (ko) 2014-07-07 2021-03-04 삼성전자주식회사 스캔 체인 회로 및 이를 포함하는 집적 회로
US10019306B2 (en) 2016-04-27 2018-07-10 Western Digital Technologies, Inc. Collision detection for slave storage devices
DE102017117288A1 (de) * 2017-07-31 2019-01-31 Hengstler Gmbh Datenübertragungsverfahren zwischen einem Drehwinkelgeber und einer Motorsteuereinrichtung oder einer Auswerteeinheit

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5237221A (en) * 1991-11-25 1993-08-17 Hewlett-Packard Company On-chip pull-up circuit which may be selectively disabled
GB9419246D0 (en) * 1994-09-23 1994-11-09 Cambridge Consultants Data processing circuits and interfaces
US5859851A (en) * 1996-04-12 1999-01-12 Caterpillar Inc. Programmable bit-collision adjustment circuitry for a bi-directional serial communication link
US6693678B1 (en) * 1997-12-18 2004-02-17 Thomson Licensing S.A. Data bus driver having first and second operating modes for coupling data to the bus at first and second rates
US6173419B1 (en) * 1998-05-14 2001-01-09 Advanced Technology Materials, Inc. Field programmable gate array (FPGA) emulator for debugging software
JP2000187676A (ja) * 1998-12-22 2000-07-04 Mitsubishi Electric Corp 論理合成装置および論理合成プログラムを記録したコンピュータ読み取り可能な記録媒体
US6339806B1 (en) * 1999-03-23 2002-01-15 International Business Machines Corporation Primary bus to secondary bus multiplexing for I2C and other serial buses
US6799233B1 (en) * 2001-06-29 2004-09-28 Koninklijke Philips Electronics N.V. Generalized I2C slave transmitter/receiver state machine
US6904537B1 (en) * 2001-08-27 2005-06-07 Network Elements, Inc. Data transmission across asynchronous time domains using phase-shifted data packet
US20030048122A1 (en) * 2001-09-10 2003-03-13 Tauseef Kazi Universal programmable delay cell
US6804764B2 (en) * 2002-01-22 2004-10-12 Mircron Technology, Inc. Write clock and data window tuning based on rank select
FR2854967B1 (fr) * 2003-05-13 2005-08-05 St Microelectronics Sa Procede et dispositif d'identification d'un mode de fonctionnement d'un dispositif controle, par exemple un mode test d'une memoire eeprom
EP1494125A1 (en) * 2003-07-03 2005-01-05 Thomson Licensing S.A. Method and data structure for random access via a bus connection
JP4426249B2 (ja) * 2003-10-27 2010-03-03 パイオニア株式会社 信号伝送装置及び伝送方法

Also Published As

Publication number Publication date
US20110219160A1 (en) 2011-09-08
WO2007001755A1 (en) 2007-01-04
US20060294275A1 (en) 2006-12-28

Similar Documents

Publication Publication Date Title
TW200709567A (en) Interface and method for transmitting data between at least two devices
GB2480215A (en) Interface
TW200604825A (en) Apparatus and method of establishing data transmission speed for serial advanced technology attachment interface
ATE443892T1 (de) I2c-slave/master-schnittstellenverbesserung durch verwendung von automaten
TW200605524A (en) Transceiver apparatus and method having ethernet-over-power and power-over-ethernet capability
HK1114213A1 (en) System-on-chip integrated circuit, electronic system and method of transferring data therein
WO2012087901A3 (en) Communications architecture for providing data communication, synchronization and fault detection between isolated modules
TW200636487A (en) Transmission method of system command in computer system
TW200703011A (en) Bus device used in computer system
TW200707201A (en) Computer system and control method of the same
WO2004095298A3 (en) Method and apparatus for detecting memory device interface
WO2015041773A3 (en) System power management using communication bus protocols
WO2008078585A1 (ja) マスタ・スレーブ通信システムおよびマスタ・スレーブ通信方法
WO2007124304A3 (en) Serial communications bus with active pullup
TW200639645A (en) Method and system for input/output pads in a mobile multimedia processor
JP2009507305A5 (zh)
EP2565782A3 (en) Slave mode transmit with zero delay for audio interface
TW200602977A (en) Sharing of data between devices
TW200715129A (en) Method and apparatus for data transmission in a wireless communication system and data transmission method
TW200420034A (en) Hybrid-type data transmission apparatus and method suitable for high-performance wireless LAN
TW200708974A (en) Regulating a timing between a strobe signal and a data signal
TW200604828A (en) Direct memory access (DMA) controller and bus structure in a master/slave system
WO2011153177A3 (en) Apparatus for source-synchronous information transfer and associated methods
WO2008027792A3 (en) Power line communication device and method with frequency shifted modem
DE602006012822D1 (de) Kommunikationssystem und -verfahren mit einer slave-einrichtung mit zwischengespeicherter service-anforderung