TW200707690A - Chip package and stacked chip package structure - Google Patents

Chip package and stacked chip package structure

Info

Publication number
TW200707690A
TW200707690A TW094127459A TW94127459A TW200707690A TW 200707690 A TW200707690 A TW 200707690A TW 094127459 A TW094127459 A TW 094127459A TW 94127459 A TW94127459 A TW 94127459A TW 200707690 A TW200707690 A TW 200707690A
Authority
TW
Taiwan
Prior art keywords
chip package
circuit board
chip
electrically conductive
hole
Prior art date
Application number
TW094127459A
Other languages
Chinese (zh)
Other versions
TWI258212B (en
Inventor
Cheng-Ting Wu
Yu-Tang Pan
Shih-Wen Chou
Shih-Feng Chiu
Original Assignee
Chipmos Technologies Inc
Chipmos Technologies Bermuda
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chipmos Technologies Inc, Chipmos Technologies Bermuda filed Critical Chipmos Technologies Inc
Priority to TW94127459A priority Critical patent/TWI258212B/en
Application granted granted Critical
Publication of TWI258212B publication Critical patent/TWI258212B/en
Publication of TW200707690A publication Critical patent/TW200707690A/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector

Landscapes

  • Wire Bonding (AREA)
  • Combinations Of Printed Boards (AREA)

Abstract

A chip package including a first circuit board, a first chip, a second circuit board, a second chip and an electrically conductive pillar is provided. The first circuit board on which the first chip is disposed has a first electrically conductive through hole. The second circuit board on which the second chip is disposed has a second electrically conductive through hole of which the location is corresponding to the first electrically conductive through hole, wherein the second circuit board is above the first circuit board, and the first and second chip are both between the first and the second circuit board. The electrically conductive pillar pierces through the first and the second electrically through hole, such that the first electrically through hole is electrically connected to the second one with the electrically conductive pillar.
TW94127459A 2005-08-12 2005-08-12 Chip package and stacked chip package structure TWI258212B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW94127459A TWI258212B (en) 2005-08-12 2005-08-12 Chip package and stacked chip package structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW94127459A TWI258212B (en) 2005-08-12 2005-08-12 Chip package and stacked chip package structure

Publications (2)

Publication Number Publication Date
TWI258212B TWI258212B (en) 2006-07-11
TW200707690A true TW200707690A (en) 2007-02-16

Family

ID=37765196

Family Applications (1)

Application Number Title Priority Date Filing Date
TW94127459A TWI258212B (en) 2005-08-12 2005-08-12 Chip package and stacked chip package structure

Country Status (1)

Country Link
TW (1) TWI258212B (en)

Also Published As

Publication number Publication date
TWI258212B (en) 2006-07-11

Similar Documents

Publication Publication Date Title
TW200802790A (en) Electronic substrate, semiconductor device, and electronic device
TWI260056B (en) Module structure having an embedded chip
TW200627653A (en) Interconnection structure through passive component
TW200627563A (en) Bump-less chip package
FI20050767A (en) Multilayer Threading Plate and Method of Making it
TW200701854A (en) Communication circuit module
TW200603386A (en) Interconnect structure with aluminum core
TW200608557A (en) Stacked semiconductor device
WO2007004137A3 (en) Electronic device
IN2012DN03163A (en)
TW200742249A (en) Semiconductor device, manufacturing method for semiconductor device, electronic component, circuit substrate, and electronic apparatus
TW200725824A (en) A package structure with a plurality of chips stacked each other
WO2007101100A3 (en) Internal diversity antenna architecture
WO2006094025A3 (en) Fabricated adhesive microstructures for making an electrical connection
TW200627561A (en) Chip package
WO2007041155A3 (en) Microelectronic package having multiple conductive paths through an opening in a support substrate
TW200743194A (en) Package structure
TW200802647A (en) Semiconductor device, manufacturing method for semiconductor device, electronic component, circuit board, and electronic device
TW200708239A (en) Electronic system
WO2009001170A3 (en) Filter having impedance matching circuits
TW200721418A (en) Semiconductor device, manufacturing method for semiconductor device, electronic component, circuit board, and electronlc device
TW200723462A (en) Package module with alignment structure and electronic device with the same
TW200509746A (en) Organic electronic device
TW200723972A (en) Circuit board module and forming method thereof
TW200741895A (en) Package using array capacitor core

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees