TW200614067A - Two's complement circuit - Google Patents

Two's complement circuit

Info

Publication number
TW200614067A
TW200614067A TW093141027A TW93141027A TW200614067A TW 200614067 A TW200614067 A TW 200614067A TW 093141027 A TW093141027 A TW 093141027A TW 93141027 A TW93141027 A TW 93141027A TW 200614067 A TW200614067 A TW 200614067A
Authority
TW
Taiwan
Prior art keywords
operator
data
predetermined format
complement circuit
floating
Prior art date
Application number
TW093141027A
Other languages
English (en)
Other versions
TWI261193B (en
Inventor
Shawn Song
Original Assignee
Via Tech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Via Tech Inc filed Critical Via Tech Inc
Publication of TW200614067A publication Critical patent/TW200614067A/zh
Application granted granted Critical
Publication of TWI261193B publication Critical patent/TWI261193B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/485—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30025—Format conversion instructions, e.g. Floating-Point to Integer, decimal conversion
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3832—Less usual number representations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/487—Multiplying; Dividing
    • G06F7/4876—Multiplying

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Complex Calculations (AREA)
TW093141027A 2004-10-27 2004-12-28 Two's complement circuit TWI261193B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/904,152 US7949695B2 (en) 2004-10-27 2004-10-27 Two's complement circuit

Publications (2)

Publication Number Publication Date
TW200614067A true TW200614067A (en) 2006-05-01
TWI261193B TWI261193B (en) 2006-09-01

Family

ID=34862253

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093141027A TWI261193B (en) 2004-10-27 2004-12-28 Two's complement circuit

Country Status (3)

Country Link
US (1) US7949695B2 (zh)
CN (1) CN100367190C (zh)
TW (1) TWI261193B (zh)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3204112A1 (en) 2014-10-07 2017-08-16 Boston Scientific Neuromodulation Corporation Systems, devices, and methods for electrical stimulation using feedback to adjust stimulation parameters
CN106990937B (zh) * 2016-01-20 2020-10-20 中科寒武纪科技股份有限公司 一种浮点数处理装置和处理方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4488252A (en) * 1982-02-22 1984-12-11 Raytheon Company Floating point addition architecture
JP2689414B2 (ja) * 1986-01-09 1997-12-10 日本電気株式会社 浮動小数点表現変換器
US4841467A (en) * 1987-10-05 1989-06-20 General Electric Company Architecture to implement floating point multiply/accumulate operations
US4975868A (en) * 1989-04-17 1990-12-04 International Business Machines Corporation Floating-point processor having pre-adjusted exponent bias for multiplication and division
US5303174A (en) * 1991-10-07 1994-04-12 Nec Corporation Floating pointing arithmetic operation system
JPH05204606A (ja) * 1991-10-07 1993-08-13 Nec Corp 浮動小数点演算方式および装置
JPH10187416A (ja) * 1996-12-20 1998-07-21 Nec Corp 浮動小数点演算装置
US6175851B1 (en) * 1998-02-06 2001-01-16 S3 Incorporated Fast adder/subtractor for signed floating point numbers

Also Published As

Publication number Publication date
CN1629798A (zh) 2005-06-22
CN100367190C (zh) 2008-02-06
US7949695B2 (en) 2011-05-24
US20060089955A1 (en) 2006-04-27
TWI261193B (en) 2006-09-01

Similar Documents

Publication Publication Date Title
EP0864960B1 (en) Power saving an a data processing circuit
TW345645B (en) Method and apparatus for performing high-precision multiply-add calculations using independent multiply and add instructions
KR100994862B1 (ko) 선택가능한 하위 정밀도에 대하여 감소된 전력 요구조건들을 가지는 부동 소수점 프로세서
TW200617783A (en) Low power computer with main and auxiliary processors
Jessani et al. Comparison of single-and dual-pass multiply-add fused floating-point units
TW200736990A (en) Dual mode floating point multiply accumulate unit
EP0394171A3 (en) Floating-point processor having pre-adjusted exponent bias for multiplication and division
KR20080055985A (ko) 선택가능 준정밀도를 가진 부동―소수점 프로세서
TW200719215A (en) System and method of counting leading zeros and counting leading ones in a digital signal processor
WO2001033332A3 (en) Method and apparatus for representing arithmetic intervals within a computer system
TW200708923A (en) Computer peripheral device based on ergonomic design and manufacturing method thereof
DE60216210D1 (de) Binärer Grösse-Vergleicher
KR20120053344A (ko) 부동 소수점 데이터와 정수형 데이터 간의 변환장치 및 그 방법
JP2006154979A (ja) 浮動小数点数演算回路
JP2001027945A5 (zh)
MY126201A (en) System and method for utilizing system configurations in a modular computer system
US20180285076A1 (en) Apparatus and method for estimating a shift amount when performing floating-point subtraction
US20140244704A1 (en) Fused multiply add pipeline
TW200614067A (en) Two's complement circuit
CN110727412A (zh) 一种基于掩码的混合浮点乘法低功耗控制方法及装置
TW200606768A (en) Electronic device and image configuration thereof
EP3716050A3 (en) Using fuzzy-jbit location of floating-point multiply-accumulate results
GB2559039B (en) Leading zero anticipation
SG129239A1 (en) A system and method for identifying functions invoked by function keys on a keyboard
US20050223053A1 (en) Static floating point arithmetic unit for embedded digital signals processing and control method thereof