TW200603549A - A high-resolution pipelined ADC based on multiple-phase capacitor-splitting feedback interchange methodology - Google Patents

A high-resolution pipelined ADC based on multiple-phase capacitor-splitting feedback interchange methodology

Info

Publication number
TW200603549A
TW200603549A TW093120917A TW93120917A TW200603549A TW 200603549 A TW200603549 A TW 200603549A TW 093120917 A TW093120917 A TW 093120917A TW 93120917 A TW93120917 A TW 93120917A TW 200603549 A TW200603549 A TW 200603549A
Authority
TW
Taiwan
Prior art keywords
methodology
pipelined
adc
resolution
digital
Prior art date
Application number
TW093120917A
Other languages
Chinese (zh)
Inventor
Chih-Haur Huang
Original Assignee
Chih-Haur Huang
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chih-Haur Huang filed Critical Chih-Haur Huang
Priority to TW093120917A priority Critical patent/TW200603549A/en
Publication of TW200603549A publication Critical patent/TW200603549A/en

Links

Landscapes

  • Analogue/Digital Conversion (AREA)

Abstract

This case proposes a high-resolution pipelined ADC based on multiple-phase capacitor-splitting feedback interchange methodology. This methodology can compensate the capacitor-mismatch errors caused by process variation in each pipelined stage, then boost the ADC linearity and resolution. The operational principle of the methodology is to choose different capacitors as feedback ones according to different pipelined stages, phases and sub-analog-to-digital converter codes. When designing ADCs, we can design smaller capacitors and reduce the design difficulty of the operational amplifiers (OP) in the ADC by using the proposed methodology, then gain the speed of the ADC and reduce the power consumption and chip area. Even the ADC's resolution is higher, the design difficulty of the OP will not increase much. The representative picture of the case is Figure 700, which contains sample-and-hold amplifier 701, pipelined stages 702, sub-analog-to-digital converter in each pipelined stage 703, multiplying digital-to-analog converter in each pipelined stage 704, control logic in each pipelined stage 705, synchronous circuit 706, digital error correction circuit 707, clock generator 708, bandgap voltage reference 709 and the digital outputs 710.
TW093120917A 2004-07-12 2004-07-12 A high-resolution pipelined ADC based on multiple-phase capacitor-splitting feedback interchange methodology TW200603549A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW093120917A TW200603549A (en) 2004-07-12 2004-07-12 A high-resolution pipelined ADC based on multiple-phase capacitor-splitting feedback interchange methodology

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW093120917A TW200603549A (en) 2004-07-12 2004-07-12 A high-resolution pipelined ADC based on multiple-phase capacitor-splitting feedback interchange methodology

Publications (1)

Publication Number Publication Date
TW200603549A true TW200603549A (en) 2006-01-16

Family

ID=57807055

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093120917A TW200603549A (en) 2004-07-12 2004-07-12 A high-resolution pipelined ADC based on multiple-phase capacitor-splitting feedback interchange methodology

Country Status (1)

Country Link
TW (1) TW200603549A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI423595B (en) * 2010-11-09 2014-01-11 Himax Tech Ltd Multiplying dac and a method thereof
CN114759922A (en) * 2022-06-15 2022-07-15 成都铭科思微电子技术有限责任公司 Pipelined-SAR ADC and method for eliminating reference voltage fluctuation influence
TWI777622B (en) * 2020-11-19 2022-09-11 聯詠科技股份有限公司 Switched capacitor circuit and capacitive dac

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI423595B (en) * 2010-11-09 2014-01-11 Himax Tech Ltd Multiplying dac and a method thereof
TWI777622B (en) * 2020-11-19 2022-09-11 聯詠科技股份有限公司 Switched capacitor circuit and capacitive dac
CN114759922A (en) * 2022-06-15 2022-07-15 成都铭科思微电子技术有限责任公司 Pipelined-SAR ADC and method for eliminating reference voltage fluctuation influence

Similar Documents

Publication Publication Date Title
Wong et al. A 2.3 mW 10-bit 170 MS/s two-step binary-search assisted time-interleaved SAR ADC
US20050140537A1 (en) Architecture for an algorithmic analog-to-digital converter
CN101552609B (en) Pipelined analog-digital converter
TWI446723B (en) Analog to digital converter circuit
SE9601747L (en) A method of converting an analog current into a digital signal
Tang et al. A column-parallel inverter-based cyclic ADC for CMOS image sensor with capacitance and clock scaling
CN101674084A (en) Analog to digital converter
Kaur et al. A 12-bit, 2.5-bit/phase column-parallel cyclic ADC
US7088275B2 (en) Variable clock rate analog-to-digital converter
US20120268304A1 (en) Switched-capacitor circuit and pipelined analog-to-digital converter
Lee Power and Bandwidth Scalable 10-b 30-MS/s SAR ADC
Guo et al. An asynchronous 12-bit 50 MS/s rail-to-rail pipeline-SAR ADC in 0.18 μm CMOS
TW200603549A (en) A high-resolution pipelined ADC based on multiple-phase capacitor-splitting feedback interchange methodology
Kaur et al. A 12-bit, 2.5-bit/cycle, 1 MS/s two-stage cyclic ADC, for high-speed CMOS image sensors
DE602007002990D1 (en) Circuit for high-resolution digital-to-analog conversion
CN201374690Y (en) Pipeline analog-to-digital converter
Wang et al. LDO-free power management system: A 10-bit pipelined ADC directly powered by inductor-based boost converter with ripple calibration
Chang et al. A calibration-free 12-bit 50-MS/s full-analog SAR ADC with feedback zero-crossing detectors
Ng 0.18 um low voltage 12-bit successive-approximation-register analog-to-digital converter (SAR ADC)
Chang et al. A calibration-free 13-bit 10-MS/s full-analog SAR ADC with continuous-time feedforward cascaded op-amps
Tanner et al. An 8-bit low-power ADC array for CMOS image sensors
Oshima et al. A 0.11 mm 2 164dB-FOM 0.18 μm CMOS pipelined ADC with novel passive amplification
Zhenhai et al. A novel boosted charge transfer circuit for high speed charge domain pipelined ADC
KR100976697B1 (en) Residue amplifier and its application for analog to digital converter
Lee et al. A CMOS cyclic folding A/D converter with a new compact layout technique