TW200528995A - Peripheral controller with shared EEPROM - Google Patents

Peripheral controller with shared EEPROM Download PDF

Info

Publication number
TW200528995A
TW200528995A TW093134383A TW93134383A TW200528995A TW 200528995 A TW200528995 A TW 200528995A TW 093134383 A TW093134383 A TW 093134383A TW 93134383 A TW93134383 A TW 93134383A TW 200528995 A TW200528995 A TW 200528995A
Authority
TW
Taiwan
Prior art keywords
controller
memory
peripheral
memory device
common
Prior art date
Application number
TW093134383A
Other languages
English (en)
Chinese (zh)
Inventor
Kameran Azadet
Isaac M Livny
Anil Mudichintala
Original Assignee
Agere Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agere Systems Inc filed Critical Agere Systems Inc
Publication of TW200528995A publication Critical patent/TW200528995A/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G06F13/128—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine for dedicated transfers to a network
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
    • H04L41/08—Configuration management of networks or network elements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Information Transfer Systems (AREA)
  • Read Only Memory (AREA)
  • Multi Processors (AREA)
  • Programmable Controllers (AREA)
TW093134383A 2003-11-25 2004-11-11 Peripheral controller with shared EEPROM TW200528995A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US52523003P 2003-11-25 2003-11-25
US10/924,280 US20050114554A1 (en) 2003-11-25 2004-08-23 Peripheral controller with shared EEPROM

Publications (1)

Publication Number Publication Date
TW200528995A true TW200528995A (en) 2005-09-01

Family

ID=34468049

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093134383A TW200528995A (en) 2003-11-25 2004-11-11 Peripheral controller with shared EEPROM

Country Status (5)

Country Link
US (1) US20050114554A1 (enExample)
EP (1) EP1536342A3 (enExample)
JP (1) JP2005158074A (enExample)
KR (1) KR20050050548A (enExample)
TW (1) TW200528995A (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8856401B2 (en) * 2003-11-25 2014-10-07 Lsi Corporation Universal controller for peripheral devices in a computing system
TWI391941B (zh) * 2008-03-25 2013-04-01 Genesys Logic Inc 支援開機執行之儲存裝置
WO2010002792A2 (en) 2008-06-30 2010-01-07 Kior, Inc. Co-processing solid biomass in a conventional petroleum refining process unit
US8558043B2 (en) * 2009-03-04 2013-10-15 Kior, Inc. Modular biomass treatment unit
CN102438969A (zh) * 2009-05-22 2012-05-02 科伊奥股份有限公司 利用氢源处理生物质
US8623634B2 (en) * 2009-06-23 2014-01-07 Kior, Inc. Growing aquatic biomass, and producing biomass feedstock and biocrude therefrom
US20130205105A1 (en) * 2010-09-21 2013-08-08 Mitsubishi Electric Corporation Dma controller and data readout device
CA2862414C (en) 2012-01-06 2020-07-07 Kior, Inc. Two-stage reactor and process for conversion of solid biomass material
US9697358B2 (en) * 2013-06-13 2017-07-04 Google Inc. Non-volatile memory operations
US9208072B2 (en) 2013-06-25 2015-12-08 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Firmware storage and maintenance
WO2016171648A1 (en) * 2015-04-20 2016-10-27 Hewlett Packard Enterprise Development Lp Configuration of configurable components

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5101490A (en) * 1989-01-10 1992-03-31 Bull Hn Information Systems Inc. Peripheral device controller with an EEPROM with microinstructions for a RAM control store
US5583810A (en) * 1991-01-31 1996-12-10 Interuniversitair Micro-Elektronica Centrum Vzw Method for programming a semiconductor memory device
US5694356A (en) * 1994-11-02 1997-12-02 Invoice Technology, Inc. High resolution analog storage EPROM and flash EPROM
US5761516A (en) * 1996-05-03 1998-06-02 Lsi Logic Corporation Single chip multiprocessor architecture with internal task switching synchronization bus
US6119192A (en) * 1998-10-21 2000-09-12 Integrated Technology Express, Inc. Circuit and method for configuring a bus bridge using parameters from a supplemental parameter memory
US6615378B1 (en) * 1999-12-22 2003-09-02 Advanced Micro Devices, Inc. Method and apparatus for holding failing information of a memory built-in self-test
US6629158B1 (en) * 2000-02-16 2003-09-30 International Business Machines Corporation System, apparatus, and method for configuring an array controller
AU2002259015A1 (en) * 2001-04-24 2002-11-05 Broadcom Corporation Power management system and method
JP4840553B2 (ja) * 2001-07-31 2011-12-21 日本電気株式会社 無線通信機と、そのブートプログラム書き換え方法及びプログラム
US6792511B2 (en) * 2002-08-16 2004-09-14 Hewlett-Packard Development Company, L.P. Dual cache module support for array controller
WO2004036439A1 (en) * 2002-10-15 2004-04-29 Socket Communications, Inc Software compatible parallel interface with bidirectional handshaking for serial peripherals

Also Published As

Publication number Publication date
KR20050050548A (ko) 2005-05-31
JP2005158074A (ja) 2005-06-16
EP1536342A3 (en) 2005-06-22
EP1536342A2 (en) 2005-06-01
US20050114554A1 (en) 2005-05-26

Similar Documents

Publication Publication Date Title
US7392343B2 (en) Memory card having a storage cell and method of controlling the same
US9467512B2 (en) Techniques for remote client access to a storage medium coupled with a server
TWI643127B (zh) Memory system and control method
US20100312952A1 (en) Multiprocessor System Having an Input/Output (I/O) Bridge Circuit for Transferring Data Between Volatile and Non-Volatile Memory
US11038749B2 (en) Memory resource allocation in an end-point device
TW201833910A (zh) 記憶體系統及控制方法
CN106776358B (zh) Dimm ssd寻址性能技术
WO2001013214A1 (en) External storage using nonvolatile semiconductor memory
TW201833785A (zh) 記憶體系統及控制方法
JPWO2002052416A1 (ja) フラッシュメモリシステム
TW200528995A (en) Peripheral controller with shared EEPROM
US20230259303A1 (en) Storage device for high speed link startup and storage system including the same
JP2017519294A (ja) フラッシュメモリベースストレージデバイスのマルチホスト電力コントローラ（ｍｈｐｃ）
US12086433B2 (en) Storage device and electronic system
US20050030824A1 (en) Apparatus and method for controlling the access operation by a plurality of data processing devices to a memory
WO2020231476A1 (en) Storage system and method for preventing head-of-line blocking in a completion path
JP2017522645A (ja) フラッシュメモリベースのストレージデバイスの入力／出力仮想化（ｉｏｖ）ホストコントローラ（ｈｃ）（ｉｏｖ−ｈｃ）
CN110647359B (zh) 半导体装置、其操作方法和具有其的层叠存储装置
US11550740B2 (en) Data storage device with an exclusive channel for flag checking of read data, and non-volatile memory control method
US20070147522A1 (en) Integrated circuit capable of independently operating a plurality of communication channels
JP4233213B2 (ja) メモリコントローラ、メモリコントローラを備えるフラッシュメモリシステム及びフラッシュメモリの制御方法
US11868270B2 (en) Storage system and storage device, and operating method thereof
CN118715512A (zh) 随机直接内存访问网络接口控制器
US7412619B2 (en) Integrated circuit capable of error management
US20150205735A1 (en) System and Method of Sharing Memory by Arbitrating Through An Internal Data Bus