TW200517667A - System and method for optimized test and configuration throughput of electronic circuits - Google Patents

System and method for optimized test and configuration throughput of electronic circuits

Info

Publication number
TW200517667A
TW200517667A TW093122168A TW93122168A TW200517667A TW 200517667 A TW200517667 A TW 200517667A TW 093122168 A TW093122168 A TW 093122168A TW 93122168 A TW93122168 A TW 93122168A TW 200517667 A TW200517667 A TW 200517667A
Authority
TW
Taiwan
Prior art keywords
test
uuts
configuration
parallel
throughput
Prior art date
Application number
TW093122168A
Other languages
English (en)
Other versions
TWI280381B (en
Inventor
Christopher J Clark
Michael Ricchetti
Original Assignee
Intellitech Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intellitech Corp filed Critical Intellitech Corp
Publication of TW200517667A publication Critical patent/TW200517667A/zh
Application granted granted Critical
Publication of TWI280381B publication Critical patent/TWI280381B/zh

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31926—Routing signals to or from the device under test [DUT], e.g. switch matrix, pin multiplexing
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
TW093122168A 2003-07-23 2004-07-23 System and method for optimized test and configuration throughput of electronic circuits TWI280381B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US48931203P 2003-07-23 2003-07-23

Publications (2)

Publication Number Publication Date
TW200517667A true TW200517667A (en) 2005-06-01
TWI280381B TWI280381B (en) 2007-05-01

Family

ID=34102847

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093122168A TWI280381B (en) 2003-07-23 2004-07-23 System and method for optimized test and configuration throughput of electronic circuits

Country Status (9)

Country Link
US (1) US7406638B2 (zh)
EP (1) EP1649299B1 (zh)
JP (1) JP2006528359A (zh)
CN (1) CN1856712A (zh)
AT (1) ATE423978T1 (zh)
CA (1) CA2533281A1 (zh)
DE (1) DE602004019651D1 (zh)
TW (1) TWI280381B (zh)
WO (1) WO2005011344A2 (zh)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100660640B1 (ko) * 2005-08-18 2006-12-21 삼성전자주식회사 웨이퍼 자동선별 테스트를 위한 데이터 기입 장치 및 방법
CN1967275A (zh) * 2005-11-18 2007-05-23 鸿富锦精密工业（深圳）有限公司 电路板在线测试与维修系统及方法
CN101146046B (zh) * 2007-11-05 2010-06-02 福建星网锐捷网络有限公司 一种吞吐量测试方法和测试系统
US8412555B2 (en) * 2008-02-24 2013-04-02 Daniel Thomas Hamling Methods and systems for planning configurable manufacturing capacity
US20090248186A1 (en) * 2008-03-31 2009-10-01 Daniel Thomas Hamling Methods and Systems for Matching Configurable Manufacturing Capacity Requirements and Availability
WO2010054669A1 (en) * 2008-11-11 2010-05-20 Verigy (Singapore) Pte.Ltd. Re-configurable test circuit, method for operating an automated test equipment, apparatus, method and computer program for setting up an automated test equipment
DE112009005340T5 (de) * 2009-12-15 2012-09-13 Advantest(Singapore) Pte. Ltd. Verfahren und Vorrichtung zum Planen einer Verwendung von Testressourcen einer Testanordnung für die Ausführung von Testgruppen
DE102013102155B4 (de) 2013-03-05 2015-04-09 Friedrich-Alexander-Universität Erlangen-Nürnberg Verfahren zum testen von bauelementen und messanordnung
WO2017080727A1 (en) * 2015-11-11 2017-05-18 Asml Netherlands B.V. Method and apparatus for predicting performance of a metrology system
CN112579306B (zh) * 2019-09-29 2024-02-27 北京君正集成电路股份有限公司 一种线程设置和线程调度的方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2531230A1 (fr) 1982-07-27 1984-02-03 Rank Xerox Sa Ensemble destine au test automatique centralise de circuits imprimes et procede de test de circuits a microprocesseur faisant application de cet ensemble
US4660197A (en) * 1985-11-01 1987-04-21 Teradyne, Inc. Circuitry for synchronizing a multiple channel circuit tester
US4760330A (en) * 1986-06-06 1988-07-26 Northern Telecom Limited Test system with shared test instruments
US6134685A (en) * 1998-03-16 2000-10-17 Advanced Micro Devices, Inc. Package parallel test method and apparatus
US6449741B1 (en) * 1998-10-30 2002-09-10 Ltx Corporation Single platform electronic tester
JP3918344B2 (ja) * 1999-01-29 2007-05-23 横河電機株式会社 半導体試験装置
US6363504B1 (en) 1999-08-31 2002-03-26 Unisys Corporation Electronic system for testing a set of multiple chips concurrently or sequentially in selectable subsets under program control to limit chip power dissipation
US6557128B1 (en) * 1999-11-12 2003-04-29 Advantest Corp. Semiconductor test system supporting multiple virtual logic testers
US6609077B1 (en) * 2000-05-31 2003-08-19 Teradyne, Inc. ATE timing measurement unit and method
KR100358919B1 (ko) * 2000-11-18 2002-10-31 주식회사 메모리앤테스팅 마스터-슬레이브방식을 이용한 반도체칩 검사장치
US6718412B2 (en) 2000-12-14 2004-04-06 Agilent Technologies, Inc. Apparatus and method for universal serial bus communications
KR100429116B1 (ko) * 2001-05-14 2004-04-28 삼성전자주식회사 반도체 ｉｃ 소자의 검사 공정 손실 요인 자동 분석 및관리 시스템과 그 방법
US6880116B2 (en) * 2001-11-27 2005-04-12 Ati Technologies, Inc. System for testing multiple devices on a single system and method thereof

Also Published As

Publication number Publication date
US7406638B2 (en) 2008-07-29
EP1649299B1 (en) 2009-02-25
EP1649299A4 (en) 2006-12-06
TWI280381B (en) 2007-05-01
CN1856712A (zh) 2006-11-01
DE602004019651D1 (de) 2009-04-09
WO2005011344A2 (en) 2005-02-03
ATE423978T1 (de) 2009-03-15
EP1649299A2 (en) 2006-04-26
US20050060622A1 (en) 2005-03-17
CA2533281A1 (en) 2005-02-03
WO2005011344A3 (en) 2005-07-07
JP2006528359A (ja) 2006-12-14

Similar Documents

Publication Publication Date Title
TW369692B (en) Test and burn-in apparatus, in-line system using the apparatus, and test method using the system
CN101107796B (zh) 用于执行信道模拟的方法和设备
TW200739106A (en) Test system and method for testing electronic devices using a pipelined testing architecture
TW200615556A (en) Electronic component testing apparatus and method for configuring electronic component testing apparatus
US7856578B2 (en) Strobe technique for test of digital signal timing
KR102021920B1 (ko) Ｍｉｍｏ 송수신기를 검사하기 위한 검사 기기의 동기화된 트리거링 시스템 및 방법
TW200643449A (en) Method and system for scheduling tests in a parallel test system
WO2006138488A3 (en) Reduced-pin-count-testing architectures for applying test patterns
WO2005072406A3 (en) Test system and method for reduced index time
TW200517667A (en) System and method for optimized test and configuration throughput of electronic circuits
TW200732686A (en) IC testing methods and apparatus
TW200722772A (en) System-on-a-chip pipeline tester and method
DE602005008552D1 (de) Testarchitektur und -verfahren
ATE348340T1 (de) Verfahren und system zur prüfung von rf chips
TW200734671A (en) IC testing methods and apparatus
TW200629284A (en) Semiconductor memory device and method of testing the same
EP1927203A2 (en) Strobe technique for test of digital signal timing
TW200802662A (en) Semi-automatic multiplexing system for automated semiconductor wafer testing
TW200601343A (en) Semiconductor memory device and method of testing semiconductor memory device
TW200612239A (en) Methods and apparatus for providing scan patterns to an electronic device
TW200608030A (en) Testing method and testing circuit for a semiconductor device
TW200500618A (en) Ancillary equipment for testing semiconductor integrated circuit
TW200510743A (en) Test apparatus
US6892338B2 (en) Analog/digital characteristics testing device and IC testing apparatus
US8093919B2 (en) Test circuit, method, and semiconductor device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees