TW200507211A - Multi-chip semiconductor package with heat sink and fabrication method thereof - Google Patents

Multi-chip semiconductor package with heat sink and fabrication method thereof

Info

Publication number
TW200507211A
TW200507211A TW092121955A TW92121955A TW200507211A TW 200507211 A TW200507211 A TW 200507211A TW 092121955 A TW092121955 A TW 092121955A TW 92121955 A TW92121955 A TW 92121955A TW 200507211 A TW200507211 A TW 200507211A
Authority
TW
Taiwan
Prior art keywords
heat sink
chip
fabrication method
semiconductor package
package
Prior art date
Application number
TW092121955A
Other languages
English (en)
Other versions
TWI242861B (en
Inventor
Chien-Ping Huang
Original Assignee
Siliconware Precision Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siliconware Precision Industries Co Ltd filed Critical Siliconware Precision Industries Co Ltd
Priority to TW092121955A priority Critical patent/TWI242861B/zh
Priority to US10/696,198 priority patent/US20050035444A1/en
Publication of TW200507211A publication Critical patent/TW200507211A/zh
Application granted granted Critical
Publication of TWI242861B publication Critical patent/TWI242861B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
TW092121955A 2003-08-11 2003-08-11 Multi-chip semiconductor package with heat sink and fabrication method thereof TWI242861B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW092121955A TWI242861B (en) 2003-08-11 2003-08-11 Multi-chip semiconductor package with heat sink and fabrication method thereof
US10/696,198 US20050035444A1 (en) 2003-08-11 2003-10-28 Multi-chip package device with heat sink and fabrication method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW092121955A TWI242861B (en) 2003-08-11 2003-08-11 Multi-chip semiconductor package with heat sink and fabrication method thereof

Publications (2)

Publication Number Publication Date
TW200507211A true TW200507211A (en) 2005-02-16
TWI242861B TWI242861B (en) 2005-11-01

Family

ID=34132801

Family Applications (1)

Application Number Title Priority Date Filing Date
TW092121955A TWI242861B (en) 2003-08-11 2003-08-11 Multi-chip semiconductor package with heat sink and fabrication method thereof

Country Status (2)

Country Link
US (1) US20050035444A1 (zh)
TW (1) TWI242861B (zh)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200636954A (en) * 2005-04-15 2006-10-16 Siliconware Precision Industries Co Ltd Thermally enhanced semiconductor package and fabrication method thereof
KR100702968B1 (ko) * 2005-11-24 2007-04-03 삼성전자주식회사 플로팅된 히트 싱크를 갖는 반도체 패키지와, 그를 이용한적층 패키지 및 그의 제조 방법
JP2009026884A (ja) * 2007-07-18 2009-02-05 Elpida Memory Inc 回路モジュール及び電気部品
US8530990B2 (en) * 2009-07-20 2013-09-10 Sunpower Corporation Optoelectronic device with heat spreader unit
US8563849B2 (en) 2010-08-03 2013-10-22 Sunpower Corporation Diode and heat spreader for solar module
US8637981B2 (en) * 2011-03-30 2014-01-28 International Rectifier Corporation Dual compartment semiconductor package with temperature sensor
US8636198B1 (en) 2012-09-28 2014-01-28 Sunpower Corporation Methods and structures for forming and improving solder joint thickness and planarity control features for solar cells
JP2017112241A (ja) * 2015-12-17 2017-06-22 ルネサスエレクトロニクス株式会社 半導体装置
CN116134613A (zh) * 2020-09-25 2023-05-16 华为技术有限公司 一种芯片封装结构、电子设备及芯片封装结构的制备方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5598033A (en) * 1995-10-16 1997-01-28 Advanced Micro Devices, Inc. Micro BGA stacking scheme
US6020633A (en) * 1998-03-24 2000-02-01 Xilinx, Inc. Integrated circuit packaged for receiving another integrated circuit
US6469897B2 (en) * 2001-01-30 2002-10-22 Siliconware Precision Industries Co., Ltd. Cavity-down tape ball grid array package assembly with grounded heat sink and method of fabricating the same
US20030089977A1 (en) * 2001-11-09 2003-05-15 Xilinx, Inc. Package enclosing multiple packaged chips
US6713792B2 (en) * 2002-01-30 2004-03-30 Anaren Microwave, Inc. Integrated circuit heat sink device including through hole to facilitate communication
TW563232B (en) * 2002-08-23 2003-11-21 Via Tech Inc Chip scale package and method of fabricating the same
TW549573U (en) * 2002-11-27 2003-08-21 Via Tech Inc IC package for a multi-chip module

Also Published As

Publication number Publication date
US20050035444A1 (en) 2005-02-17
TWI242861B (en) 2005-11-01

Similar Documents

Publication Publication Date Title
US8304293B2 (en) Thermally enhanced semiconductor package
TW200516752A (en) Lead frame and semiconductor package with the lead frame
EP1889290B1 (en) Integrated circuit die attach using backside heat spreader
EP1198005A4 (en) SEMICONDUCTOR MODULE AND ITS MOUNTING METHOD
TW200707682A (en) Packaged integrated circuit with enhanced thermal dissipation
MY138000A (en) Method of forming a substrateless semiconductor package
SG92748A1 (en) Improved thin and heat radiant semiconductor package and method for manufacturing
SG84592A1 (en) Flip chip thermally enhanced ball grid array
TW200611389A (en) Integrated circuit package device and method for manufacturing the same
TW549592U (en) Integrated circuit package with a balanced-part structure
MY142210A (en) Multiple row exposed leads for mlp high density packages
IL159727A0 (en) Use of diverse materials in air-cavity packaging of electronic devices
TW200616108A (en) Semiconductor device having flip chip package
TW200507211A (en) Multi-chip semiconductor package with heat sink and fabrication method thereof
US8643172B2 (en) Heat spreader for center gate molding
US20070122943A1 (en) Method of making semiconductor package having exposed heat spreader
TW200618222A (en) Heat dissipating package structure and fabrication method thereof
TW200503200A (en) Chip package structur
SG71148A1 (en) Bending and forming method of fabricating exposed leadframes for semiconductor devices
TW200516737A (en) Chip package and substrate
TWI263286B (en) Wire bonding method and semiconductor package using the method
TW200503124A (en) Semiconductor device and hybrid integrated circuit device
SG142329A1 (en) Integrated circuit package system with leadframe substrate
TW200723471A (en) Strain silicon wafer with a crystal opientation (100) in flip chip BGA package
US6724075B2 (en) Semiconductor chip package and manufacturing method thereof

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees