TW200505302A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- TW200505302A TW200505302A TW093114610A TW93114610A TW200505302A TW 200505302 A TW200505302 A TW 200505302A TW 093114610 A TW093114610 A TW 093114610A TW 93114610 A TW93114610 A TW 93114610A TW 200505302 A TW200505302 A TW 200505302A
- Authority
- TW
- Taiwan
- Prior art keywords
- front side
- supporting substrate
- back side
- semiconductor device
- junctions
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/15—Ceramic or glass substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Die Bonding (AREA)
Abstract
This invention provides a semiconductor device which prevents damage caused by a thermal stress. The semiconductor device 10A is composed of a supporting substrate (11), a front side electrode (13) and a back side electrode (14) respectively formed on a front side surface and a back side surface of the supporting substrate and connected by a via hole (15), a semiconductor element (16) fixedly mounted on the front side surface of the supporting substrate (11) and electrically connected to the front side electrode (13), and a sealing resin (18) which seals the semiconductor element (16). The back side surface of the supporting substrate (11) is provided with slots (12). With this arrangement, cracks caused by a thermal stress are prevented from occurring at the junctions of via holes (15) and the front side electrodes (14), or the junctions of the via holes (15) and the back side electrodes.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003160892A JP2004363379A (en) | 2003-06-05 | 2003-06-05 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200505302A true TW200505302A (en) | 2005-02-01 |
TWI251451B TWI251451B (en) | 2006-03-11 |
Family
ID=34053537
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW093114610A TWI251451B (en) | 2003-06-05 | 2004-05-24 | Semiconductor device |
Country Status (4)
Country | Link |
---|---|
JP (1) | JP2004363379A (en) |
KR (1) | KR100629830B1 (en) |
CN (1) | CN100336208C (en) |
TW (1) | TWI251451B (en) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4655735B2 (en) * | 2005-04-20 | 2011-03-23 | パナソニック電工株式会社 | LED unit |
JP4614818B2 (en) * | 2005-05-09 | 2011-01-19 | パナソニック株式会社 | Semiconductor device and manufacturing method thereof |
JP4678241B2 (en) * | 2005-05-31 | 2011-04-27 | 富士フイルム株式会社 | Resin wiring board |
US8227840B2 (en) * | 2010-11-24 | 2012-07-24 | Nanya Technology Corp. | Integrated circuit device and method of forming the same |
KR20140050387A (en) * | 2012-10-19 | 2014-04-29 | 삼성테크윈 주식회사 | Leadframe for semiconductor package and the fabrication method thereof |
JP2015177116A (en) * | 2014-03-17 | 2015-10-05 | 株式会社東芝 | semiconductor device |
CN110312363B (en) * | 2019-06-24 | 2020-10-16 | 维沃移动通信有限公司 | Printed circuit board assembly and terminal |
CN110957277B (en) * | 2019-08-20 | 2021-02-12 | 中腾微网(深圳)科技有限公司 | Inverter power system and manufacturing method thereof |
FR3117303B1 (en) * | 2020-12-09 | 2023-01-06 | Safran Electronics & Defense | Reduction of stress zones in the soldered joints of an electronic board |
WO2022131156A1 (en) * | 2020-12-16 | 2022-06-23 | 株式会社村田製作所 | High frequency module and communication device |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3842478B2 (en) * | 1999-02-26 | 2006-11-08 | 京セラ株式会社 | Mounting structure of semiconductor device mounting wiring board |
JP2003037344A (en) * | 2001-07-25 | 2003-02-07 | Sanyo Electric Co Ltd | Circuit device and its manufacturing method |
JP4068336B2 (en) * | 2001-11-30 | 2008-03-26 | 株式会社東芝 | Semiconductor device |
-
2003
- 2003-06-05 JP JP2003160892A patent/JP2004363379A/en active Pending
-
2004
- 2004-05-24 TW TW093114610A patent/TWI251451B/en not_active IP Right Cessation
- 2004-05-28 KR KR1020040038413A patent/KR100629830B1/en not_active IP Right Cessation
- 2004-06-04 CN CNB2004100452293A patent/CN100336208C/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN100336208C (en) | 2007-09-05 |
KR100629830B1 (en) | 2006-09-29 |
TWI251451B (en) | 2006-03-11 |
KR20040108563A (en) | 2004-12-24 |
CN1574303A (en) | 2005-02-02 |
JP2004363379A (en) | 2004-12-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200723457A (en) | Semiconductor device and method for manufacturing semiconductor device | |
TW200713529A (en) | Semiconductor device and its manufacturing method | |
TW200631064A (en) | Semiconductor device | |
TW200802790A (en) | Electronic substrate, semiconductor device, and electronic device | |
TWI257186B (en) | Light-emitting diode chip | |
TW200715601A (en) | Light emitting diode chip | |
WO2006101861A3 (en) | Microelectronic packages and methods therefor | |
TW200711068A (en) | Semiconductor device and method for making the same, circuit board and method for making the same | |
TW200608611A (en) | Thermoelectric device and method of manufacturing the same | |
TW200733284A (en) | Structure and method for monitoring stress-induced degradation of conductive interconnects | |
TW200725880A (en) | Semiconductor piezoresistive sensor and operation method thereof | |
TW200505302A (en) | Semiconductor device | |
TW200721421A (en) | Semiconductor structure and method of assembly | |
TW200419862A (en) | Semiconductor element and its manufacture | |
HK1073389A1 (en) | Semiconductor device and method of manufacturing the same | |
TW200627561A (en) | Chip package | |
WO2006101150A3 (en) | Power semiconductor module | |
WO2009008416A1 (en) | Semiconductor light-emitting device | |
EP1793426A3 (en) | Semiconductor device having a via hole and its manufacturing method | |
TW200625561A (en) | Semiconductor device | |
TWI256757B (en) | Two-beam semiconductor laser apparatus | |
SG130061A1 (en) | Microelectronic devices and microelectronic support devices, and associated assemblies and methods | |
EP1686844A3 (en) | Overmolded electronic assembly with insert molded heat sinks | |
WO2005112113A3 (en) | Mounting with auxiliary bumps | |
WO2006091793A8 (en) | Microelectronic assemblies having compliancy |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |