TW200504758A - Teacher-pupil flip-flop - Google Patents

Teacher-pupil flip-flop

Info

Publication number
TW200504758A
TW200504758A TW092119650A TW92119650A TW200504758A TW 200504758 A TW200504758 A TW 200504758A TW 092119650 A TW092119650 A TW 092119650A TW 92119650 A TW92119650 A TW 92119650A TW 200504758 A TW200504758 A TW 200504758A
Authority
TW
Taiwan
Prior art keywords
circuit
output
teacher
clock signal
pupil
Prior art date
Application number
TW092119650A
Other languages
Chinese (zh)
Other versions
TWI223272B (en
Inventor
James R Lundberg
Original Assignee
Ip First Llc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ip First Llc filed Critical Ip First Llc
Priority to TW92119650A priority Critical patent/TWI223272B/en
Application granted granted Critical
Publication of TWI223272B publication Critical patent/TWI223272B/en
Publication of TW200504758A publication Critical patent/TW200504758A/en

Links

Landscapes

  • Logic Circuits (AREA)
  • Shift Register Type Memory (AREA)

Abstract

A teacher-pupil flip-flop with reduced register delay including a gate circuit, a stack circuit, a keeper circuit, a teacher output circuit, a latch circuit and a pupil output circuit. The gate circuit switches after a setup delay in response to transitions of a clock signal. The stack circuit, coupled to the gate circuit output and to an input, switches an intermediate node pair to a preliminary state when the clock signal is low, and to a data state indicative of the input after the setup delay when the clock signal goes high. The keeper circuit maintains the data state and the teacher output circuit drives the output based on the data state while the clock is high. The latch circuit stores the data state and the pupil output circuit drives the output with valid data from the latch circuit after the clock signal goes low.
TW92119650A 2003-07-18 2003-07-18 Teacher-pupil flip-flop TWI223272B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW92119650A TWI223272B (en) 2003-07-18 2003-07-18 Teacher-pupil flip-flop

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW92119650A TWI223272B (en) 2003-07-18 2003-07-18 Teacher-pupil flip-flop

Publications (2)

Publication Number Publication Date
TWI223272B TWI223272B (en) 2004-11-01
TW200504758A true TW200504758A (en) 2005-02-01

Family

ID=34546259

Family Applications (1)

Application Number Title Priority Date Filing Date
TW92119650A TWI223272B (en) 2003-07-18 2003-07-18 Teacher-pupil flip-flop

Country Status (1)

Country Link
TW (1) TWI223272B (en)

Also Published As

Publication number Publication date
TWI223272B (en) 2004-11-01

Similar Documents

Publication Publication Date Title
EP1496616A3 (en) Teacher-pupil flip-flop
Kong et al. Conditional-capture flip-flop for statistical power reduction
AU2003215211A8 (en) Techniques for facilitating conversion between asynchronous and synchronous domains
AU2003268059A8 (en) Event driven dynamic logic for reducing power consumption
TW200601699A (en) Latch circuit
TW200708919A (en) Clock-signal adjusting method and device
TW465188B (en) Clock gate buffer circuit
WO2009037831A1 (en) Flip-flop circuit
TW200504594A (en) Serializer and method of serializing parallel data into serial data stream
EP1187328A3 (en) Low operational power, low leakage power D-type flip-flop
TW200627340A (en) Display apparatus
TW200500830A (en) Hierarchical clock gating circuit and method
TW200644430A (en) Amplifier-based flop-flop circuit
Kong et al. Conditional-capture flip-flop technique for statistical power reduction
CN111934655B (en) Pulse clock generation circuit, integrated circuit and related method
TW200511322A (en) Synchronous output buffer, synchronous memory device and method of testing access time
EP1732226A3 (en) P-domino register
TW200504758A (en) Teacher-pupil flip-flop
WO2006044175A3 (en) Logic circuitry
TW200601347A (en) Shift register and a shift register
Myjak et al. An energy-efficient differential flip-flop for deeply pipelined systems
Gupta et al. Low Power Design of SRFlipFlop Using 45nm Technology
TW200520382A (en) Dynamic logic return-to-zero latching mechanism
WO2002060061A3 (en) Domino logic with self-timed precharge
EP1193714A3 (en) High-speed bank select multiplexer latch

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent