SU743183A1 - Pulse delay device - Google Patents

Description

I

The invention relates to a pulse technique, in particular to a technique for generating and converting pulse signals in a low frequency pigment zone.

Known devices and l delay impups, rival shaper, integ-; 5 rarator and flT threshold cascade.

The disadvantage of this device is the dependence of the magnitude of the phase delay on the change in the frequency of the delayed-pulse pulse 10.

The purpose of the invention is to provide a constant value of the phase delay in the frequency range.

To do this, a trigger, separation capacitors and an additional integrator and a threshold stage are inserted into the pulse delay device containing the shaper, the 5th grader and the threshold stage, and the integrator inputs are connected to the anti-phase form-20 outputs, and the outputs are connected to the input capacitors nopotx output cascades whose outputs are connected to the trigger inputs.

FIG. 1 shows a functional diagram of the device; in fig. 2 - diagrams explaining the principle of its work.

The device contains a driver 1, integrators 2 3, separation capacitors 4 and 5, threshold stages 6 and

7 and trigger 8, and integrators 2 and 3 are identical and contain asymmetrical

 chains of charge and discharge with the possibility of regulating one of them.

The principle of the device is as follows.

Pulses with a duty cycle, which are input to the driver, are normalized in amplitude. From its output (diagrams A and B in Fig. 2), rectangular pulses are fed to integrators 2 and 3, the output voltage of which varies linearly during the action of the pulse. At the end of the pulse, the voltage at the output of the integrators also varies linearly, but already at a different (higher) speed at the initial zero value (plot

8 and G in FIG. 2) Due to the linearity of the front of the sawtooth pulses at the output of the integrators, the amplitude of the pulses and the constant component of the sequence are shifted in proportion to the change in the frequency of the input pulses: it increases with decreasing frequency and decreases with increasing. After filtering, the resulting component of the received pilod impulses, the moment of passing the voltage through the zero value, is shifted from the started pulse to a constant phase iron, independent of the change in the pulse frequency {D & E) in FIG. 2). The magnitude of this phase angle depends on the ratio of the time constant of the charge circuit and the discharge of integrators 2 and 3. Thus, when the time constant of the integrator discharge circuit changes from zero to a value equal to the time constant of the charge circuit, the magnitude of the phase shift of the pulses is The output of the device varies from one to the other. Using a threshold cascade, when the voltage of the sawtooth pulses after the separation capacitor passes through a zero value, the sequence grids are given a sequence of rectangular pulses, the beginning of which is shifted relative to the input pulses (plots and 3 in Fig. 2). To realize undistorted transmission of pulses (preserving the duty ratio), output pulses are generated using trigger 8, which alternately switches the leading edges of pulses received at the output of thresholds (circuits 6 and 7. With the use of modern operational amplifiers and comparaggors, maintaining a constant phase relationship between the input and output pulses can be 5-6 octaves. The principle of operation of the described device can be used Phase and pulse width modulation waveforms, claims The device for pulse delay, comprising a driver, an integrator, a threshold stage, characterized in that, in order to ensure the constant value of the phase delay in the frequency range, trigger, separation capacitors and additional integrator and threshold cascade, with the integrator inputs connected to the antiphase outputs of the imaging device, and the outputs are connected through separating condensers to the input of one or two cascades; tory connected to the trigger inputs. Sources of information taken into account during the examination 1. USSR Author's Certificate No. 253130 of April 27, 1967 (prototype).

VC.

Out

well

Claims (1)

claims A device for delaying pulses, comprising a driver, an integrator, a threshold stage, characterized in that, in order to ensure the constancy of the phase delay in the frequency range, a trigger, isolation capacitors and an additional integrator and threshold stage are introduced into it, the integrator inputs being connected to the antiphase outputs of the shaper, and the outputs through the isolation capacitors are connected to the input of the threshold stages, the outputs of which are connected to the inputs of the trigger.