SU385261A1 - - Google Patents

Info

Publication number
SU385261A1
SU385261A1 SU1472401A SU1472401A SU385261A1 SU 385261 A1 SU385261 A1 SU 385261A1 SU 1472401 A SU1472401 A SU 1472401A SU 1472401 A SU1472401 A SU 1472401A SU 385261 A1 SU385261 A1 SU 385261A1
Authority
SU
USSR - Soviet Union
Prior art keywords
reset
pulses
channels
inputs
node
Prior art date
Application number
SU1472401A
Other languages
English (en)
Russian (ru)
Inventor
П. Сергиевский Е.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to SU1472401A priority Critical patent/SU385261A1/ru
Application granted granted Critical
Publication of SU385261A1 publication Critical patent/SU385261A1/ru

Links

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
SU1472401A 1970-08-31 1970-08-31 SU385261A1 (cs)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SU1472401A SU385261A1 (cs) 1970-08-31 1970-08-31

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SU1472401A SU385261A1 (cs) 1970-08-31 1970-08-31

Publications (1)

Publication Number Publication Date
SU385261A1 true SU385261A1 (cs) 1973-05-29

Family

ID=20456870

Family Applications (1)

Application Number Title Priority Date Filing Date
SU1472401A SU385261A1 (cs) 1970-08-31 1970-08-31

Country Status (1)

Country Link
SU (1) SU385261A1 (cs)

Similar Documents

Publication Publication Date Title
US4419629A (en) Automatic synchronous switch for a plurality of asynchronous oscillators
US4692932A (en) Triplicated clock distribution device for use when each clock signal comprises a synchonization signal
US3464018A (en) Digitally controlled frequency synthesizer
US3515997A (en) Circuit serving for detecting the synchronism between two frequencies
US4092672A (en) Master oscillator synchronizing system
US3522455A (en) Method and means of synchronizing timing pulses of a three channel triplicated system
US3364439A (en) Frequency corrected digital clock with memory in phase control loop
JPH0834412B2 (ja) 同期的相補関係タイミング信号発生器
US3651414A (en) Variable frequency system
SU385261A1 (cs)
US3290606A (en) Electronic circuit producing pulse sequences of different rates
US3213375A (en) Synchronized controlled period pulse generator for producing pulses in place of missing input pulses
US2564559A (en) Electronic phase shifting system
US3517326A (en) Gate relaxation oscillator
US3411102A (en) Automatic frequency correction for phase locked oscillator systems
US3518556A (en) Multipulse detector for harmonically related signals
SU1290282A1 (ru) Устройство дл синхронизации вычислительной системы
US3303433A (en) Arrangement for distributing timing signals to avoid undersirable reflected signal triggering
SU736178A1 (ru) Устройство дл сохранени информации в пам ти при отключении питани
SU1485222A1 (ru) Уctpoйctbo для cиhxpohизaции
US3023363A (en) Rate divider circuit
SU1332553A1 (ru) Устройство фазовой синхронизации
SU480110A1 (ru) Запоминающее устройство
SU917372A1 (ru) Резервированный генератор
SU432481A1 (ru) Устройство для синхронизации двух команд