SU265565A1 - - Google Patents

Info

Publication number
SU265565A1
SU265565A1 SU1263015A SU1263015A SU265565A1 SU 265565 A1 SU265565 A1 SU 265565A1 SU 1263015 A SU1263015 A SU 1263015A SU 1263015 A SU1263015 A SU 1263015A SU 265565 A1 SU265565 A1 SU 265565A1
Authority
SU
USSR - Soviet Union
Prior art keywords
input
elements
trigger
inputs
module
Prior art date
Application number
SU1263015A
Other languages
English (en)
Russian (ru)
Publication of SU265565A1 publication Critical patent/SU265565A1/ru

Links

SU1263015A SU265565A1 (enExample)

Publications (1)

Publication Number Publication Date
SU265565A1 true SU265565A1 (enExample)

Family

ID=

Similar Documents

Publication Publication Date Title
EP1609247B1 (en) Iterative circuit and method for variable width parallel cyclic redundancy check (crc) calculation
US4839847A (en) N-clock, n-bit-serial multiplier
US3691472A (en) Arrangement for the generation of pulses appearing as pseudo-random numbers
US4592005A (en) Masked arithmetic logic unit
Zohar New hardware realizations of nonrecursive digital filters
US5126964A (en) High performance bit-sliced multiplier circuit
CA1219955A (en) Digital multiplying circuit
KR880014470A (ko) 승산기 어레이 회로에서의 시프트 연산 수행장치 및 방법
US4363106A (en) Computation module for addition and multiplication in residue arithmetic
US5113363A (en) Method and apparatus for computing arithmetic expressions using on-line operands and bit-serial processing
SU265565A1 (enExample)
KR920006322B1 (ko) 나눗셈기
GB2040625A (en) Serial data logic circuit
US4941121A (en) Apparatus for high performance multiplication
US5258945A (en) Method and apparatus for generating multiples of BCD number
GB2197163A (en) Pseudo-random noise code generating circuit
US7039667B1 (en) 4-2 compressor
Lin Shift switching and novel arithmetic schemes
US7565387B1 (en) Systems and methods for configuring a programmable logic device to perform a computation using carry chains
RU2021633C1 (ru) Устройство для умножения чисел
RU2295751C2 (ru) Способ и устройство выполнения арифметических и логических операций
EP0129039B1 (en) Improved multiplier architecture
RU2269153C2 (ru) Сумматор накапливающего типа
RU2838847C1 (ru) Конвейерный умножитель по модулям
RU2386998C1 (ru) Способ и устройство умножения двоично-десятичных кодов