SU1649645A1 - Time interval former - Google Patents

Abstract

The invention relates to a pulse technique and can be used in the automatic shutdown circuits of various apparatus. The purpose of the invention is to expand the functionality of the time interval generator by increasing the response time and expanding the range of adjustment of the response time. A pulse from the output of the first discharge of the counter 1 charges the capacitor 6. The charging current creates a voltage drop at block 7, which closes the transistor 2. No pulses are received at the counting input of the counter 1. After the capacitor 6 is discharged, the transistor 2 opens and the pulses are again fed to the counting input of the counter 1. 1 Cp ff, 2 ill.

Description

The invention relates to a pulse technique and can be used in the automatic shutdown circuits of various apparatus.

The purpose of the invention is to expand the functionality of the time interval generator by increasing the response time and expanding the range of adjustment of the response time.

Figure 1 presents the diagram of the shaper time intervals; Fig. 2 shows a form of implementation of the resistance unit.

The time interval generator contains a pulse counter 1, a transistor 2, the first, second and third resistors 3, 4. 5, a capacitor 6 and a resistance block 7, the collector of transistor 2 is connected to the counting input of the pulse counter 1 and through the first resistor 3 to the power supply bus 8, the base of transistor 2 through the second resistor 4 is connected to the input bus 9 and through the third resistor 5 with a common bus 10, the output bus 11 is connected to one of the output

bits of the pulse counter 1, the reset input of which is connected to the control bus 12, the output of the first bit of the pulse counter 1 is connected via a capacitor 6 to the emitter of the transistor 2, which is connected to the common bus 10 through the resistance block 7.

The resistance unit 7 consists of a switch 13 and a resistor unit 14, which are connected in series.

Shaper time intervals works as follows.

When low voltage is applied to the control bus 12, the pulse counter 1 is enabled.

The pulses from the input bus 9 arrive at the base of the transistor 2. The resistors 4 and 5 form the input voltage divider. The voltage pulses from the collector of the transistor 2 are fed to the counting input C of the counter 1 pulses.

Resistor 3 serves as the collector load of the transistor 2. At the output bits of the counter 1 pulses there will be pulses with

Have

e

Os

О About

duration longer than the pulses at the counting input C. The pulses from the output of the first discharge of the counter 1 pulses will charge the capacitor b to a high voltage level. The charge current of the capacitor 6 creates on the resistance unit 7 a voltage drop, which, acting on the emitter of the transistor 2, will close it. This will stop the supply of pulses to the input C of the counter 1 pulses. After the capacitor 6 is discharged through the resistance block 7, the transistor 2 closes up and the pulses begin to arrive at the input C of the pulse counter 1. As a result, the pulse counter 1 counts the pulses not continuously, but periodically, which increases the counting time. By varying the resistance of the resistance unit 7, it is possible to increase the discharge time of the capacitor b, and consequently, the cycle of locking the transistor 2, and to increase the response time of the device,

The functionality of the proposed time shaper is wider than that of the known ones due to an increase in the response time and an increase in the response time adjustment range.

Claims (2)

1. A time interval shaping device containing a pulse counter, a transistor, the first, second and third resistors, the collector of the transistor is connected to the counting input of the pulse counter and through the first resistor to the power bus, the base of the transistor is connected to the input bus and through the third resistor with a common bus, the output bus is connected to one of the output bits of the counter, the reset input of which is connected to the control bus, characterized in that, in order to expand its functionality, a capacitor and the resistance unit, the output of the first discharge of the pulse counter through the capacitor is connected to the emitter of the transistor, the cocky through the resistance unit is connected to the common bus. 2. The feedformer according to claim 1, wherein the switch is in order to control the response time, the resistance unit consists of a switch and a resistor unit, which are connected in series. eight FIG. 2