SU1608793A1 - Redundancy frequency divider - Google Patents

Abstract

The invention relates to a pulse technique and can be used in highly reliable digital devices to synchronize backup channels when they are unsynchronized by clocking from highly stable master oscillators that do not allow external synchronization. The purpose of the invention is to improve the accuracy of the output frequency when unsynchronized sources of input signals. For this, a shift register 5 is introduced in each frequency division channel with the organization of new functional links. The device also contains in each of the three frequency division channels a shift register 1, an unequal element 2, an AND 3 element, a major element 7, and input and output buses 4 and 6. 4 Il.

Description

I

I I I J

Ir-h

  ll I I

-JUI

Jl

one

  I M f

O T1 TZ GZ r T5 T6 l t

one

one

Phasing has exceeded the clock signal

-, "I I (711 III

L

g

1-1-G

I I I I I

II | GT

, Vi

i I I-1

1-h I I I I

I I Ii

u

I

GT-1

ra. those 7-7 th g / yr ha g rs te 771

I

GT-1

Рпсзззродрод less period clocking ci / ifxuia

- tn-nnJlJtrL

.

6

-r I I

f I I

U I I

t I

| L

Ir

r-tHi

Fljfl

HAC (rosi8na exceeded the period of ta / shear signal

 fm Km JVlmvi

I I

U I I

| L

Ir

Claims (1)

Claim A redundant frequency divider, containing in each frequency division channel a first shift register, the clock input of which is connected to the input bus, the inverse output of the last digit is with the corresponding input of the majority element of each frequency division channel, the output of which is connected to the output bus, and with the first input of the unequal element frequency dividing channel ', the output of which is connected to the first input of the And element, characterized in that, in order to increase accuracy with unsynchronized input sources s, into it in each frequency division channel A second shift register is input, the information input of which is connected to the output bus, the direct output of the last digit is connected to the information input of the first shift register, the direct output of the penultimate discharge of which is connected to the second input of the discontinuity element, the clock input is the second input of the element And, the output of which is connected to the clock input of the second shift register. ! —Ι — ί ^{1 1} H, —L .. I ί] II—- If ϊ II I — J L L- I li — H II i_ _r J “Ln_n -1., II ί ί J --- 1 — i I — I I ITG I —G 1 —.....- I ___ L_ ^ TO _{rj TZ r3 T £) T5 r6 77 t} Il — I --- r —TI —L. ΙΓΤ l _r —I — I — if III I ---- I — i — H Ί-1 — G — I - 1 I · —I— II> r Ί ------ 1 ----- * Ί_Π_Π -1 I _Π_Π_Π_Π g II ¹ I I n <—T I ’—I - g _P_P_ I — .1