SU1444679A1 - Device for forming signal normalized by harmonic factor - Google Patents

Abstract

The invention relates to electrical measuring equipment. The purpose of the invention is to increase the accuracy of the formation of a signal normalized to the coefficient of harmonics. The device contains a signal generator 1, a filter unit 2 connected in series, a phase shifter 3, a two-way limiter 4, an inverting amplifier 5, a one-way limiter 6, a voltage divider 7, an adder 8, an output bus 9, a one-way limiter 10 with an adjustable level of limiter, a spectrum analyzer 11 . The proposed device makes it possible to reduce the error caused by the non-ideality of non-linear elements by K times, where K is the gain of the amplifier, limited by the device's own noise. 2 il .. I (L

Description

4 od

QD

.

The invention relates to an electrical radio measuring technique and can be applied for calibration and calibration of harmonic coefficient meters.

The aim of the invention is to improve the accuracy of the formation of a signal normalized to the coefficient of harmonics.

Figure 1 shows the functional block diagram of the device; figure 2 - timing charts of his work.

The device contains a signal generator 1, the output of which is connected via a successively connected filter block 2, a phase shifter 3, a two-way orient holder 4, an inverting amplifier 5, one-way limiter 6, a voltage divider 7, and an adder 8 are connected to the output bus 9 The second input of the adder is connected through the main one-way restrictor with an adjustable level of restriction 10 to the output of the filter unit 2. The front bus is connected to the input of the spectrum analyzer 11.

The device works as follows:

at once.

The signal generator 1 generates a signal with a predetermined frequency F and an amplitude U (,. This signal enters the input of the filter block 2. The filter unit 2 suppresses the higher signal nicknames and a signal with the coefficient K of the MONIC is generated at the output of the block close to zero (Fig. 2a). The generated signal is fed to the inputs of a one-way limiter 10 with an adjustable level of limiter and a phase shifter .3 adjustable phase shift, which is used to accurately set the phase of the compensating voltage From the output of one-way tO limiter The voltage (Fig. 26) is fed to the second input of the adder 8. From the output of the phase shifter 3, the signal through a two-way limiter 4 (Fig. 2b) is fed to an inverting amplifier 5 with a gain factor K. The amplified signal (Fig. 2d) from the output of the amplifier 5 is fed to a one-way limiter 6, which has a constant level of limitation.Then, the limited signal is fed to the input of voltage divider 7 with a 1 / K transmission coefficient. to the second input of the adder 8 where the output voltage is formed (Fig. 2g), which simultaneously enters the input of the spectrum analyzer 11. The setpoint K is set according to the zero harmonics of the exhaust signal.

A limiting nonlinear element, for example, a diode has finite resistance values in the forward and reverse directions, so it is not possible to obtain an ideal limitation of a sinusoidal signal only with the help of a one-way limiter.

Claims (1)

The proposed device makes it possible to reduce the error caused by the non-ideality of non-linear elements by K times, where K is the gain of the amplifier, limited by the device's own noise. Invention Formula A device for generating a harmonic-ratio-normalized signal, comprising a signal generator with a one-way limiter with an adjustable level of limitation and a spectrum analyzer connected through the filter unit, with the aim of increasing the accuracy of setting a given harmonic factor value, it is connected in series phase shifter, double-sided limiter, inverting amplifier, single-sided limiter, voltage divider and adder, phase shifter input to the output unit f trov, yield, single-restrictor with an adjustable limit level is connected to a second input of the adder, and the output of the adder is connected to a spectrum analyzer and the output device. cpuS.Z