SU1312702A1 - Stabilized inverter - Google Patents

Abstract

The invention relates to a converter electronics and can be used in power supplies of electronic equipment. The device allows to increase the efficiency and simplify the design of power sources. The stabilized inverter contains power transistors 1 and 2, including 3, 4, disconnecting 5, 6 and the following 7, 8 transistors, a blocking voltage source on a capacitor 9 and a pilot diode 10, P the master oscillator 14 with a transformer 13, a sawtooth generator 15, DC amplifier 16, feedback transformer 18, rectifier and filter 17, control transistor 22. Connecting the cathodes of the blocking diodes 24 to the emitters of the switching transistors 3, 4 leads to a reduction in losses in the control circuit, to the reduction eniyu plurality of control transistors and to the exclusion of the output current distribution circuit DC amplifier 16. 1 yl. 2 C /) with

Description

)

The invention relates to converter equipment and can be used in secondary power sources of electronic equipment.

The purpose of the invention is to increase the efficiency and simplify the design of the device.

The drawing shows a functional diagram of a stabilized inverter.

The inverter contains power transistors I and 2 connected by a control unit made on switching transistors 3 and 4, disconnecting 5 and 6 and following 7 and 8 fpaH3ncTopax, a blocking voltage source made on capacitor 9 and rectifying diodes 10 and II powered from the output winding 12 with the midpoint of a transformer 3, a master oscillator (auxiliary converter) 14, a sawtooth driver 15, an input connected to the output of the master oscillator and an output to the input of a DC amplifier (R1T) 16, the second input It is connected via a rectifier and filter 17 to the output winding of the feedback transformer 18, the primary winding of which is connected to the collectors of power transistors 1 and 2 forming the power transistor 19, 20 and 21 of the inverter, the control transistor 22, the input of which is connected to the output of the FBD 16, and the collector through the limiting resistor

23 is connected to the bases of the switching transistors 3 and 4, blocking diodes

24 and 25, which connect the extreme leads of the winding 12 of the transformer 13 to the emitters of the respective including transistors 3 and 4, resistors 26 and 27.

The inverter works as follows.

When the input voltage is applied, the master oscillator 14 starts to work, and a transformer 13 and a winding 12 receive a square-shaped voltage, which alternates with diodes 10 and II and charges the capacitor 9, forming a blocking voltage source. The voltage from the output of the master oscillator is fed to the former1 I 3 of the sawtooth voltage, and also provides power to the DCF 16.

W

20

127022

In the absence of pulses from the output of the DCF I6, the control transistor 22 and the enabling transistors 3 and 4 are closed and, respectively, through the resistors 5 26 and 27, the shunt collector-base transitions, unlock the breaking transistors 5 and 6, connecting the blocking voltage source to the bases of the power transistors I and 2

The sawtooth voltage from the output of the imaging unit 15 is fed to one input of the DCF 16, where it is compared with the potential at its other input (reference voltage source), the DCF 16 sends to the input of the transistor 22 current pulses synchronized in time with the frequency of the master oscillator 1 four.

Suppose that in the first half period at the beginning of the winding 12 is a positive voltage, then when a pulse is received from the control transistor 22 through the limiting 2 resistor 23, the switching-on transistor 3 is opened and the positive half-wave voltage from the winding 12 goes through the diode 24 and the transistor 3 enters the disconnecting base transistor 5, locking it, and through the next transistor 7 to the base of the power transistor 1, unlocking it. The over saturation of the power transistors is eliminated by a chain of series-connected diodes between the collector of the power transistors and the base of the tracking transistors.

Due to the fact that a negative half-wave of the output voltage from the winding 12 of the transformer 13, including the transistor 4 is locked, is applied to the anode of the diode 25, although the bases of transistors 3 and 4 have the same potential. In the second half of the co. Responsively by unlocking the transistor 4, the transistor 6 is closed and the transistors 8 and 2 are unlocked. During the pause between the pulses, both the power transistors 1 and 2 of the inverter are closed by simultaneously unlocking both the tripping transistors 5 and 6.

The output voltage is stabilized as follows.

The power transistors I and 2, alternately opening, create an alternating pulse-width modulated voltage at the power outputs 19, 20 and 21, which through the feedback transformer 18 and the rectifier and filter

thirty

35

40

50

55

31

17 is fed to the input of the DCF 16. For example, as the output voltage decreases, the output pulses increase from the DCF output 16, respectively, this increase in duration is repeated by the power transistors, restoring the average value of the output voltage.

The DCF 16 may have electronic inverter disconnection, overcurrent and load protection inputs connected to the respective sensors, etc.

Thus, the efficiency in the inverter is increased by reducing losses in the control circuits, simplification is achieved by reducing the number of control transistors and eliminating, respectively, the distribution circuits of the output current of the DCF, a special source of unlocking voltage is excluded.

Claims (1)

Invention Formula A stabilized inverter containing pnp-type power transistors, a master oscillator, a feedback transformer, the primary winding of which is connected to the collectors of power transistors, the secondary winding through a rectifier and filter is connected to one input of a DC amplifier, the other input of which connected to the output of the sawtooth voltage former, the input of which is connected to the output of the master oscillator, including and from the editor A. Shandor Order I978 / 5A Compiled by I.Voytovich Tehred L. Serdyukova Proofreader G. Reshetnik Circulation 661 Subscription VNIIPI USSR State Committee for inventions and discoveries 113035, Moscow, Zh-35, Raushsk nab., 4/5 Production and printing company, Uzhgorod, Projecto st., 4 024 Key transistors are pn-type transistors, respectively, the base-emitter and base-collector junctions of which are bridged by resistors, the source of the blocking voltage, including a full-wave rectifier with a capacitor at the output, an input connected to the extreme terminals of the output winding of the master oscillator, the midpoint of which is connected to the emitters of the power transistors, the output of the blocking voltage source is connected through the disconnecting transistors to the bases of the corresponding power transistors, trace pnp type transistors, the emitters of which are connected to the bases of the corresponding power transistors, the base through a chain of series-connected diodes - to the collectors of power transistors, through resistors to the collectors of enabling transistors and to the bases of disconnecting transistors, and the collectors are connected to the corresponding collectors of turning on transistors, the npr-type control transistor connected by the emitter to the emitters of the power transistors, the input to the output of the amplifier direct current, collector through a resistor - to the base of the switching-on transistor, blocking diodes, anodes connected to the extreme terminals of the winding of the master oscillator, so that it is Efficiency and simplification of the circuit, the cathodes of the blocking diodes are connected to the emitters of the respective switching transistors, the bases of which are interconnected.