SG54527A1 - Computer system providing a universal architecture adaptive to a variety of processor types and bus protocols - Google Patents

Computer system providing a universal architecture adaptive to a variety of processor types and bus protocols

Info

Publication number
SG54527A1
SG54527A1 SG1997002354A SG1997002354A SG54527A1 SG 54527 A1 SG54527 A1 SG 54527A1 SG 1997002354 A SG1997002354 A SG 1997002354A SG 1997002354 A SG1997002354 A SG 1997002354A SG 54527 A1 SG54527 A1 SG 54527A1
Authority
SG
Singapore
Prior art keywords
variety
computer system
system providing
bus protocols
universal architecture
Prior art date
Application number
SG1997002354A
Other languages
English (en)
Inventor
Matthew A Fisch
James E Jacobson Jr
Michael W Rhodehamel
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of SG54527A1 publication Critical patent/SG54527A1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Communication Control (AREA)
  • Computer And Data Communications (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Small-Scale Networks (AREA)
  • Memory System (AREA)
SG1997002354A 1996-07-03 1997-07-02 Computer system providing a universal architecture adaptive to a variety of processor types and bus protocols SG54527A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/675,723 US5896513A (en) 1996-07-03 1996-07-03 Computer system providing a universal architecture adaptive to a variety of processor types and bus protocols

Publications (1)

Publication Number Publication Date
SG54527A1 true SG54527A1 (en) 1998-11-16

Family

ID=24711703

Family Applications (1)

Application Number Title Priority Date Filing Date
SG1997002354A SG54527A1 (en) 1996-07-03 1997-07-02 Computer system providing a universal architecture adaptive to a variety of processor types and bus protocols

Country Status (11)

Country Link
US (1) US5896513A (zh)
EP (1) EP0820019A3 (zh)
JP (1) JPH1185675A (zh)
KR (1) KR100263633B1 (zh)
CN (1) CN1095127C (zh)
AU (1) AU691777B2 (zh)
BR (1) BR9703864A (zh)
CA (1) CA2209162C (zh)
MY (1) MY115097A (zh)
SG (1) SG54527A1 (zh)
TW (1) TW346575B (zh)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6055645A (en) * 1996-12-30 2000-04-25 Intel Corporation Method and apparatus for providing a clock signal to a processor
US6101588A (en) * 1997-09-25 2000-08-08 Emc Corporation Device level busy arrangement for mass storage subsystem including a plurality of devices
US6014729A (en) * 1997-09-29 2000-01-11 Firstpass, Inc. Shared memory arbitration apparatus and method
US6061764A (en) * 1998-01-26 2000-05-09 Intel Corporation Coherent variable length reads which implicates multiple cache lines by a memory controller connected to a serial and a pipelined bus utilizing a plurality of atomic transactions
US5987552A (en) * 1998-01-26 1999-11-16 Intel Corporation Bus protocol for atomic transactions
US6065087A (en) * 1998-05-21 2000-05-16 Hewlett-Packard Company Architecture for a high-performance network/bus multiplexer interconnecting a network and a bus that transport data using multiple protocols
US6507882B1 (en) * 1998-11-18 2003-01-14 Nortel Networks Limited Alternate use of computer storage device bays
AU3607300A (en) * 1999-02-28 2000-09-21 Embedded Planet Llc Computer circuit for families of processors
US7231411B1 (en) 1999-09-15 2007-06-12 Koninklijke Philips Electronics N.V. Removable card system with downloadable agent for communicating with a digital television receiver or other host device
CN100359503C (zh) * 1999-11-15 2008-01-02 威盛电子股份有限公司 支持多种传输逻辑总线的主机板结构
US6658502B1 (en) * 2000-06-13 2003-12-02 Koninklijke Philips Electronics N.V. Multi-channel and multi-modal direct memory access controller for optimizing performance of host bus
US7000056B2 (en) * 2003-03-28 2006-02-14 Intel Corporation Method and apparatus for detecting low pin count and serial peripheral interfaces
US7119708B2 (en) * 2003-04-11 2006-10-10 Avaya Technology Corp Apparatus and method for providing visual and hardware addressing information
KR100703357B1 (ko) * 2003-08-16 2007-04-03 삼성전자주식회사 보조제어부를 구비하는 휴대용 단말기의 캐시메모리구현장치 및 방법
US7209998B2 (en) * 2004-02-04 2007-04-24 Qualcomm Incorporated Scalable bus structure
CN100367222C (zh) * 2004-12-24 2008-02-06 联想(北京)有限公司 一种打印机控制卡的评测系统和评测方法
TW200734887A (en) * 2006-03-08 2007-09-16 Tyan Computer Corp Computing system and I/O board thereof
TW200900953A (en) * 2007-06-25 2009-01-01 Asustek Comp Inc Computer system having a processor expansion device
US8417974B2 (en) * 2009-11-16 2013-04-09 International Business Machines Corporation Power efficient stack of multicore microprocessors
CN105512076B (zh) * 2015-12-10 2018-08-24 湖南中车时代通信信号有限公司 一种系统识别方法
TWI810523B (zh) * 2020-03-12 2023-08-01 日商愛德萬測試股份有限公司 自動測試裝備系統及設備、以及用於測試受測裝置的方法
CN112783834B (zh) * 2021-01-27 2023-07-25 上海淇玥信息技术有限公司 一种业务资源在线转存方法、装置和电子设备

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6133546A (ja) * 1984-07-25 1986-02-17 Nec Corp 情報処理装置
EP0391537B1 (en) * 1989-04-07 1995-06-21 Tektronix Inc. Lock converting bus-to-bus interface system
US5060139A (en) * 1989-04-07 1991-10-22 Tektronix, Inc. Futurebus interrupt subsystem apparatus
US5297272A (en) * 1989-08-02 1994-03-22 Advanced Logic Research, Inc. Apparatus for automatically disabling and isolating a computer's original processor upon installation of a processor upgrade card
US5412795A (en) * 1992-02-25 1995-05-02 Micral, Inc. State machine having a variable timing mechanism for varying the duration of logical output states of the state machine based on variation in the clock frequency
CA2099033A1 (en) * 1992-09-17 1994-03-18 Howard Thomas Olnowich Switch-based personal computer interconnection apparatus
US5353415A (en) * 1992-10-02 1994-10-04 Compaq Computer Corporation Method and apparatus for concurrency of bus operations
US5493655A (en) * 1993-02-20 1996-02-20 Acer Incorporated Method and apparatus for upgrading a data processing system from a single processor system to a multiprocessor system
US5490279A (en) * 1993-05-21 1996-02-06 Intel Corporation Method and apparatus for operating a single CPU computer system as a multiprocessor system
US5586270A (en) * 1993-09-30 1996-12-17 Intel Corporation Method and apparatus for upgrading a central processing unit and existing memory structure in a computer system
TW400483B (en) * 1994-03-01 2000-08-01 Intel Corp High performance symmetric arbitration protocol with support for I/O requirements
AU1989395A (en) * 1994-03-14 1995-10-03 Apple Computer, Inc. A peripheral processor card for upgrading a computer
US5555510A (en) * 1994-08-02 1996-09-10 Intel Corporation Automatic computer card insertion and removal algorithm

Also Published As

Publication number Publication date
CA2209162C (en) 2002-02-12
EP0820019A3 (en) 1999-09-01
KR100263633B1 (ko) 2000-08-01
US5896513A (en) 1999-04-20
MY115097A (en) 2003-03-31
CN1095127C (zh) 2002-11-27
KR980010806A (ko) 1998-04-30
JPH1185675A (ja) 1999-03-30
CN1175735A (zh) 1998-03-11
TW346575B (en) 1998-12-01
AU2837297A (en) 1998-01-29
AU691777B2 (en) 1998-05-21
CA2209162A1 (en) 1998-01-03
BR9703864A (pt) 1998-09-08
EP0820019A2 (en) 1998-01-21

Similar Documents

Publication Publication Date Title
SG54527A1 (en) Computer system providing a universal architecture adaptive to a variety of processor types and bus protocols
AU7373296A (en) Flexible implementation of a system management mode (smm) in a processor
GB2285524B (en) Data memory and processor bus
AU4410997A (en) System and method for interfacing manually controllable input devices to a universal computer bus system
AU3595600A (en) Secure computer system and method of providing secure access to a computer system
AU3396395A (en) Method of operating a computer system
AU4036195A (en) Unitary manual and software for computer system
GB9414951D0 (en) Computer system having client-server architecture
PL318373A1 (en) Autoconfigurable computer system
GB9405855D0 (en) Computer system
AU2901895A (en) Pci to isa interrupt protocol converter and selection mechanism
EP1040416A4 (en) MECHANISMS FOR CONVERTING INTERRUPT REQUEST SIGNALS TO ADDRESSES AND DATA LINES TO INTERRUPT MESSAGE SIGNALS
EP0717363A3 (en) Adaptation of a processor configuration to a data processing system
EP0602915A3 (en) Simd architecture for connection to host processor's bus.
IL118823A0 (en) Computer processor
AU5478794A (en) Bus coupling information processing system for multiple access to system bus
AU2837397A (en) Signaling protocol conversion between a processor and a high-performance system bus
AU1275097A (en) Lns-based computer processor and method of use thereof
AU4428297A (en) Computer system and process for page description processing
GB9526156D0 (en) Computer bus systems
AU2093095A (en) A virtual memory system that is portable between different cpu types
AU7072091A (en) Computer bus system
AU1689795A (en) Improved bus protocol using separate clocks for arbitration and data transfer
GB9510909D0 (en) Computer system
AU8501098A (en) A computer system including a co-planar processor connector