SG170098A1 - Integrated circuit package system with external interconnects at high density - Google Patents
Integrated circuit package system with external interconnects at high densityInfo
- Publication number
- SG170098A1 SG170098A1 SG201101732-4A SG2011017324A SG170098A1 SG 170098 A1 SG170098 A1 SG 170098A1 SG 2011017324 A SG2011017324 A SG 2011017324A SG 170098 A1 SG170098 A1 SG 170098A1
- Authority
- SG
- Singapore
- Prior art keywords
- integrated circuit
- external interconnects
- package system
- circuit package
- high density
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/494—Connecting portions
- H01L2224/4943—Connecting portions the connecting portions being staggered
- H01L2224/49433—Connecting portions the connecting portions being staggered outside the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Geometry (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/856,841 US8421198B2 (en) | 2007-09-18 | 2007-09-18 | Integrated circuit package system with external interconnects at high density |
Publications (1)
Publication Number | Publication Date |
---|---|
SG170098A1 true SG170098A1 (en) | 2011-04-29 |
Family
ID=39866223
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG200806538-5A SG151189A1 (en) | 2007-09-18 | 2008-09-08 | Integrated circuit package system with external interconnects at high density |
SG201101732-4A SG170098A1 (en) | 2007-09-18 | 2008-09-08 | Integrated circuit package system with external interconnects at high density |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG200806538-5A SG151189A1 (en) | 2007-09-18 | 2008-09-08 | Integrated circuit package system with external interconnects at high density |
Country Status (4)
Country | Link |
---|---|
US (1) | US8421198B2 (ko) |
KR (1) | KR101542213B1 (ko) |
SG (2) | SG151189A1 (ko) |
TW (1) | TWI470703B (ko) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7998790B2 (en) * | 2008-05-30 | 2011-08-16 | Stats Chippac Ltd. | Integrated circuit packaging system with isolated pads and method of manufacture thereof |
US9287227B2 (en) | 2013-11-29 | 2016-03-15 | STMicroelectronics (Shenzhen) R&D Co. Ltd | Electronic device with first and second contact pads and related methods |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5369550A (en) * | 1992-09-02 | 1994-11-29 | Vlsi Technology, Inc. | Method and apparatus for cooling a molded-plastic integrated-circuit package |
KR100242994B1 (ko) * | 1996-12-28 | 2000-02-01 | 김영환 | 버텀리드프레임 및 그를 이용한 버텀리드 반도체 패키지 |
US6034423A (en) * | 1998-04-02 | 2000-03-07 | National Semiconductor Corporation | Lead frame design for increased chip pinout |
US6335564B1 (en) * | 1998-05-06 | 2002-01-01 | Conexant Systems, Inc. | Single Paddle having a semiconductor device and a passive electronic component |
US6707135B2 (en) * | 2000-11-28 | 2004-03-16 | Texas Instruments Incorporated | Semiconductor leadframe for staggered board attach |
FR2825515B1 (fr) * | 2001-05-31 | 2003-12-12 | St Microelectronics Sa | Boitier semi-conducteur a grille evidee et grille evidee |
SG120858A1 (en) * | 2001-08-06 | 2006-04-26 | Micron Technology Inc | Quad flat no-lead (qfn) grid array package, methodof making and memory module and computer system including same |
US6838751B2 (en) * | 2002-03-06 | 2005-01-04 | Freescale Semiconductor Inc. | Multi-row leadframe |
TW560023B (en) * | 2002-06-20 | 2003-11-01 | Advanced Semiconductor Eng | Semiconductor device and method for manufacturing a semiconductor package |
JP4254527B2 (ja) * | 2003-12-24 | 2009-04-15 | 株式会社デンソー | 半導体装置 |
US8957515B2 (en) * | 2007-11-07 | 2015-02-17 | Stats Chippac Ltd. | Integrated circuit package system with array of external interconnects |
-
2007
- 2007-09-18 US US11/856,841 patent/US8421198B2/en active Active
-
2008
- 2008-09-03 TW TW97133695A patent/TWI470703B/zh active
- 2008-09-08 SG SG200806538-5A patent/SG151189A1/en unknown
- 2008-09-08 SG SG201101732-4A patent/SG170098A1/en unknown
- 2008-09-18 KR KR1020080091801A patent/KR101542213B1/ko active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
TW200917384A (en) | 2009-04-16 |
US20090072365A1 (en) | 2009-03-19 |
TWI470703B (zh) | 2015-01-21 |
SG151189A1 (en) | 2009-04-30 |
KR101542213B1 (ko) | 2015-08-05 |
US8421198B2 (en) | 2013-04-16 |
KR20090029679A (ko) | 2009-03-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG152986A1 (en) | Integrated circuit package system with shield | |
TW200742029A (en) | Multichip package system | |
SG152984A1 (en) | Drop-mold conformable material as an encapsulation for an integrated circuit package system | |
SG169946A1 (en) | Integrated circuit package system with through semiconductor vias and method of manufacture thereof | |
SG151204A1 (en) | Integrated circuit package system with leadframe array | |
TW200739874A (en) | Integrated circuit package system | |
TW200707678A (en) | Die package with asymmetric leadframe connection | |
SG152140A1 (en) | Integrated circuit package system with array of external interconnects | |
TW200737373A (en) | Method of packaging a semiconductor die and package thereof | |
TW200709360A (en) | Semiconductor die package and method for making the same | |
WO2003061006A3 (en) | Stacked die in die bga package | |
TW200735301A (en) | Integrated circuit package system with die on base package | |
MY155671A (en) | LED package and method for manufacturing same | |
TW200707872A (en) | Cable management device and method of manufacturing same | |
SG170113A1 (en) | Integrated circuit package with open substrate | |
SG170097A1 (en) | Integrated circuit package system with dual connectivity | |
SG170099A1 (en) | Integrated circuit package system with warp-free chip | |
SG151205A1 (en) | Integrated circuit packaging system with base structure device | |
SG142326A1 (en) | Integrated circuit package system with heat slug | |
WO2011071603A3 (en) | Module package with embedded substrate and leadframe | |
TW200741959A (en) | A die and method fabricating the same | |
TW200644217A (en) | Semiconductor package | |
TW200743194A (en) | Package structure | |
SG151238A1 (en) | Integrated circuit package system including die having relieved active region | |
SG124335A1 (en) | Semiconductor package system with cavity substrat e |