SG11202001724TA - Photonic integrated circuit package and method of forming the same - Google Patents

Photonic integrated circuit package and method of forming the same

Info

Publication number
SG11202001724TA
SG11202001724TA SG11202001724TA SG11202001724TA SG11202001724TA SG 11202001724T A SG11202001724T A SG 11202001724TA SG 11202001724T A SG11202001724T A SG 11202001724TA SG 11202001724T A SG11202001724T A SG 11202001724TA SG 11202001724T A SG11202001724T A SG 11202001724TA
Authority
SG
Singapore
Prior art keywords
forming
same
integrated circuit
circuit package
photonic integrated
Prior art date
Application number
SG11202001724TA
Inventor
Teck Guan Lim
Surya Bhattacharya
Original Assignee
Agency Science Tech & Res
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency Science Tech & Res filed Critical Agency Science Tech & Res
Publication of SG11202001724TA publication Critical patent/SG11202001724TA/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24—Coupling light guides
    • G02B6/42—Coupling light guides with opto-electronic elements
    • G02B6/4201—Packages, e.g. shape, construction, internal or external details
    • G02B6/4255—Moulded or casted packages
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24—Coupling light guides
    • G02B6/42—Coupling light guides with opto-electronic elements
    • G02B6/4201—Packages, e.g. shape, construction, internal or external details
    • G02B6/4204—Packages, e.g. shape, construction, internal or external details the coupling comprising intermediate optical elements, e.g. lenses, holograms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H01L25/165—Containers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H01L25/167—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24—Coupling light guides
    • G02B6/42—Coupling light guides with opto-electronic elements
    • G02B6/4201—Packages, e.g. shape, construction, internal or external details
    • G02B6/4256—Details of housings
    • G02B6/426—Details of housings mounting, engaging or coupling of the package to a board, a frame or a panel
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/1401—Structure
    • H01L2224/1403—Bump connectors having different sizes, e.g. different diameters, heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15151—Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
SG11202001724TA 2017-09-06 2018-09-03 Photonic integrated circuit package and method of forming the same SG11202001724TA (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SG10201707236R 2017-09-06
PCT/SG2018/050445 WO2019050477A1 (en) 2017-09-06 2018-09-03 Photonic integrated circuit package and method of forming the same

Publications (1)

Publication Number Publication Date
SG11202001724TA true SG11202001724TA (en) 2020-03-30

Family

ID=65634046

Family Applications (1)

Application Number Title Priority Date Filing Date
SG11202001724TA SG11202001724TA (en) 2017-09-06 2018-09-03 Photonic integrated circuit package and method of forming the same

Country Status (3)

Country Link
US (1) US10989887B2 (en)
SG (1) SG11202001724TA (en)
WO (1) WO2019050477A1 (en)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT201800005106A1 (en) * 2018-05-07 2019-11-07 CORRESPONDING DEVICE, PROCEDURE AND ELECTRO-OPTICAL SYSTEM
US11493713B1 (en) 2018-09-19 2022-11-08 Psiquantum, Corp. Photonic quantum computer assembly having dies with specific contact configuration and matched CTE
CN114207813A (en) 2019-06-07 2022-03-18 洛克利光子有限公司 Silicon photonics interposer with two metal redistribution layers
US11233039B2 (en) * 2019-08-29 2022-01-25 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor packages
US11264358B2 (en) * 2019-09-11 2022-03-01 Google Llc ASIC package with photonics and vertical power delivery
US11373967B2 (en) * 2019-11-14 2022-06-28 Advanced Semiconductor Engineering, Inc. Semiconductor device package and method for packaging the same
US11635566B2 (en) 2019-11-27 2023-04-25 Taiwan Semiconductor Manufacturing Co., Ltd. Package and method of forming same
US11614592B2 (en) * 2020-01-22 2023-03-28 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor devices and methods of manufacture
US11276668B2 (en) 2020-02-12 2022-03-15 Google Llc Backside integrated voltage regulator for integrated circuits
TW202146959A (en) * 2020-02-13 2021-12-16 美商爾雅實驗室公司 Chip-last wafer-level fan-out with optical fiber alignment structure
TW202209323A (en) * 2020-02-14 2022-03-01 美商爾雅實驗室公司 Remote memory architectures enabled by monolithic in-package optical i/o
CN212160297U (en) * 2020-06-30 2020-12-15 京东方科技集团股份有限公司 Lamp panel and display device
KR102656382B1 (en) * 2020-09-18 2024-04-12 한국전자통신연구원 Electronic-photonic integrated circuit based on silicon photonics technology
US20220206221A1 (en) * 2020-12-28 2022-06-30 Advanced Micro Devices, Inc. Optical die-last wafer-level fanout package with fiber attach capability
US20230057702A1 (en) * 2021-08-19 2023-02-23 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and manufacturing method thereof
US20230089433A1 (en) * 2021-09-22 2023-03-23 Intel Corporation Photonic integrated circuit packaging architectures
US20230194778A1 (en) * 2021-12-22 2023-06-22 Intel Corporation Integrated optical package
US20230204879A1 (en) * 2021-12-24 2023-06-29 Intel Corporation Optical packaging using embedded-in-mold (eim) optical module integration
TWI800416B (en) * 2022-06-24 2023-04-21 矽品精密工業股份有限公司 Electronic package and manufacturing method thereof
EP4307023A1 (en) * 2022-07-11 2024-01-17 AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Package having component carrier and embedded optical and electric chips with horizontal signal path in between

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6140144A (en) 1996-08-08 2000-10-31 Integrated Sensing Systems, Inc. Method for packaging microsensors
US6271102B1 (en) 1998-02-27 2001-08-07 International Business Machines Corporation Method and system for dicing wafers, and semiconductor structures incorporating the products thereof
US5969461A (en) 1998-04-08 1999-10-19 Cts Corporation Surface acoustic wave device package and method
JP4766831B2 (en) * 2002-11-26 2011-09-07 株式会社村田製作所 Manufacturing method of electronic parts
US7042106B2 (en) 2003-06-24 2006-05-09 Intel Corporation Underfill integration for optical packages
US6982491B1 (en) 2004-01-20 2006-01-03 Asat Ltd. Sensor semiconductor package and method of manufacturing the same
US7005719B2 (en) * 2004-02-27 2006-02-28 Texas Instruments Incorporated Integrated circuit structure having a flip-chip mounted photoreceiver
CN100416811C (en) 2005-10-24 2008-09-03 南茂科技股份有限公司 Photoelectric chip package structure, manufacturing method and its chip carrier
US20100087024A1 (en) 2008-06-19 2010-04-08 Noureddine Hawat Device cavity organic package structures and methods of manufacturing same
JP2010073841A (en) 2008-09-18 2010-04-02 Sony Corp Optical package element, display device, and electronic apparatus
CN101521194B (en) * 2009-03-31 2011-06-15 武汉电信器件有限公司 High-speed photoelectric subassembly
US8791492B2 (en) 2009-10-01 2014-07-29 Excelitas Canada, Inc. Semiconductor laser chip package with encapsulated recess molded on substrate and method for forming same
KR101855294B1 (en) * 2010-06-10 2018-05-08 삼성전자주식회사 Semiconductor package
US20160377821A1 (en) * 2012-03-05 2016-12-29 Nanoprecision Products, Inc. Optical connection of optical fibers to grating couplers
US9041015B2 (en) * 2013-03-12 2015-05-26 Taiwan Semiconductor Manufacturing Company, Ltd. Package structure and methods of forming same
US9607863B1 (en) 2013-08-09 2017-03-28 Altera Corporation Integrated circuit package with vacant cavity
US9159861B2 (en) 2013-10-21 2015-10-13 Oracle International Corporation Method for singulating hybrid integrated photonic chips
US9805997B2 (en) * 2014-01-27 2017-10-31 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging methods for semiconductor devices with encapsulant ring
US10209464B2 (en) * 2014-10-17 2019-02-19 Cisco Technology, Inc. Direct printed circuit routing to stacked opto-electrical IC packages
US9606291B2 (en) * 2015-06-25 2017-03-28 Globalfoundries Inc. Multilevel waveguide structure
US10001611B2 (en) * 2016-03-04 2018-06-19 Inphi Corporation Optical transceiver by FOWLP and DoP multichip integration

Also Published As

Publication number Publication date
US10989887B2 (en) 2021-04-27
US20200310052A1 (en) 2020-10-01
WO2019050477A1 (en) 2019-03-14

Similar Documents

Publication Publication Date Title
SG11202001724TA (en) Photonic integrated circuit package and method of forming the same
SG10201913388VA (en) Semiconductor package and method of forming the same
SG10201913140RA (en) Semiconductor package and method of forming the same
TWI563546B (en) Semiconductor device and methods of forming the same
SG10201707196VA (en) Integrated circuit devices and methods of assembling the same
ZA201808411B (en) Container and method of manufacturing the same
TWI801248B (en) Integrated circuit devices and methods of fabricating such devices
TWI563633B (en) Integrated circuit and method for manufacturing the same
TWI562337B (en) Integrated circuit, 3d stacked ic device and method of manufacturing the same
SG10201907737SA (en) Semiconductor package and method of fabricating the same
SG10201907920TA (en) Semiconductor Package And Method Of Manufacturing The Same
TWI562323B (en) Semiconductor device package and method of manufacturing the same
TWI562318B (en) Electronic package and fabrication method thereof
TWI560818B (en) Electronic package and the manufacture thereof
SG10201505824YA (en) Semiconductor device and method of manufacturing the same
SG10201912041UA (en) Memory device and method of forming the same
TWI560828B (en) Chip package and method for forming the same
TWI562455B (en) Electronic package and method of forming the same
TWI562282B (en) Integrated circuit structure and method for manufacturing the same
TWI563615B (en) Electronic package structure and the manufacture thereof
HK1252326A1 (en) Semiconductor device and manufacturing method of the same
SG11202004949XA (en) Optical device and method of forming the same
FI3574528T3 (en) Optoelectronic foil and manufacturing method of optoelectronic foil
SG10201700762PA (en) Semiconductor package and method of manufacturing semiconductor package
SG11202100905XA (en) Semiconductor package and method of forming the same