SG11201902036YA - Pipelined high-throughput layered ldpc decoder architecture - Google Patents
Pipelined high-throughput layered ldpc decoder architectureInfo
- Publication number
- SG11201902036YA SG11201902036YA SG11201902036YA SG11201902036YA SG11201902036YA SG 11201902036Y A SG11201902036Y A SG 11201902036YA SG 11201902036Y A SG11201902036Y A SG 11201902036YA SG 11201902036Y A SG11201902036Y A SG 11201902036YA SG 11201902036Y A SG11201902036Y A SG 11201902036YA
- Authority
- SG
- Singapore
- Prior art keywords
- llr
- bit
- memory
- international
- pcm
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1131—Scheduling of bit node or check node processing
- H03M13/114—Shuffled, staggered, layered or turbo decoding schedules
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0061—Error detection codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/002—Error detection; Error correction; Monitoring protecting against parasitic influences, e.g. noise, temperatures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/004—Error avoidance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3003—Monitoring arrangements specially adapted to the computing system or computing system component being monitored
- G06F11/3006—Monitoring arrangements specially adapted to the computing system or computing system component being monitored where the computing system is distributed, e.g. networked systems, clusters, multiprocessor systems
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6502—Reduction of hardware complexity or efficient processing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
- H04L1/0052—Realisations of complexity reduction techniques, e.g. pipelining or use of look-up tables
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1415—Saving, restoring, recovering or retrying at system level
- G06F11/1443—Transmit or communication errors
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Probability & Statistics with Applications (AREA)
- Mathematical Physics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Computing Systems (AREA)
- Error Detection And Correction (AREA)
- Retry When Errors Occur (AREA)
- Mobile Radio Communication Systems (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662416584P | 2016-11-02 | 2016-11-02 | |
US15/712,845 US10778371B2 (en) | 2016-11-02 | 2017-09-22 | Deeply-pipelined high-throughput LDPC decoder architecture |
PCT/US2017/053128 WO2018084956A1 (en) | 2016-11-02 | 2017-09-23 | Pipelined high-throughput layered ldpc decoder architecture |
Publications (1)
Publication Number | Publication Date |
---|---|
SG11201902036YA true SG11201902036YA (en) | 2019-05-30 |
Family
ID=62022740
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG11201902036YA SG11201902036YA (en) | 2016-11-02 | 2017-09-23 | Pipelined high-throughput layered ldpc decoder architecture |
Country Status (8)
Country | Link |
---|---|
US (1) | US10778371B2 (ko) |
EP (1) | EP3535849B1 (ko) |
JP (1) | JP6840236B2 (ko) |
KR (1) | KR102265247B1 (ko) |
CN (1) | CN109906559B (ko) |
BR (1) | BR112019008746A2 (ko) |
SG (1) | SG11201902036YA (ko) |
WO (1) | WO2018084956A1 (ko) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11032061B2 (en) * | 2018-04-27 | 2021-06-08 | Microsoft Technology Licensing, Llc | Enabling constant plaintext space in bootstrapping in fully homomorphic encryption |
CN109921880B (zh) * | 2019-01-25 | 2020-10-23 | 北京航空航天大学 | 基于询问的目标定位方法、装置与电子设备 |
CN112583419B (zh) * | 2019-09-30 | 2024-06-18 | 华为技术有限公司 | 一种译码方法及装置 |
US20210152282A1 (en) * | 2019-11-15 | 2021-05-20 | Nvidia Corporation | Scheduling method for ldpc decoding |
US11799700B1 (en) * | 2022-08-31 | 2023-10-24 | Qualcomm Incorporated | Decoding multi-level coded (MLC) systems |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6633865B1 (en) | 1999-12-23 | 2003-10-14 | Pmc-Sierra Limited | Multithreaded address resolution system |
US7673223B2 (en) * | 2001-06-15 | 2010-03-02 | Qualcomm Incorporated | Node processors for use in parity check decoders |
US6633856B2 (en) | 2001-06-15 | 2003-10-14 | Flarion Technologies, Inc. | Methods and apparatus for decoding LDPC codes |
US6961888B2 (en) | 2002-08-20 | 2005-11-01 | Flarion Technologies, Inc. | Methods and apparatus for encoding LDPC codes |
US7174495B2 (en) * | 2003-12-19 | 2007-02-06 | Emmanuel Boutillon | LDPC decoder, corresponding method, system and computer program |
US8433984B2 (en) * | 2007-01-24 | 2013-04-30 | Qualcomm Incorporated | LDPC encoding and decoding of packets of variable sizes |
US8418023B2 (en) * | 2007-05-01 | 2013-04-09 | The Texas A&M University System | Low density parity check decoder for irregular LDPC codes |
US7958429B2 (en) * | 2007-07-02 | 2011-06-07 | Broadcom Corporation | Distributed processing LDPC (low density parity check) decoder |
US20090113256A1 (en) * | 2007-10-24 | 2009-04-30 | Nokia Corporation | Method, computer program product, apparatus and device providing scalable structured high throughput LDPC decoding |
US8219876B2 (en) * | 2007-10-24 | 2012-07-10 | Core Wireless Licensing, S.a.r.l. | Method, apparatus, computer program product and device providing semi-parallel low density parity check decoding using a block structured parity check matrix |
US20090271686A1 (en) * | 2008-04-28 | 2009-10-29 | Qualcomm Incorporated | Communication signal decoding with iterative cooperation between turbo and reed-solomon decoding |
US8464121B2 (en) * | 2009-01-07 | 2013-06-11 | Intel Corporation | LDPC codes with small amount of wiring |
US8443255B2 (en) * | 2010-08-26 | 2013-05-14 | Qualcomm Incorporated | Parity check matrix optimization and selection for iterative decoding |
WO2012097046A1 (en) * | 2011-01-14 | 2012-07-19 | Marvell World Trade Ltd. | Ldpc multi-decoder architectures |
US9037938B2 (en) * | 2012-10-30 | 2015-05-19 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Hardware architecture and implementation of low power layered multi-level LDPC decoder |
US9235467B2 (en) * | 2013-03-15 | 2016-01-12 | Pmc-Sierra Us, Inc. | System and method with reference voltage partitioning for low density parity check decoding |
KR102241416B1 (ko) * | 2013-09-16 | 2021-04-16 | 삼성전자주식회사 | 디지털 비디오 방송 시스템에서 LDPC(Low Density Parity Check) 복호기 및 LDPC 복호기의 복호화 방법 |
-
2017
- 2017-09-22 US US15/712,845 patent/US10778371B2/en active Active
- 2017-09-23 WO PCT/US2017/053128 patent/WO2018084956A1/en unknown
- 2017-09-23 KR KR1020197012298A patent/KR102265247B1/ko active IP Right Grant
- 2017-09-23 BR BR112019008746A patent/BR112019008746A2/pt unknown
- 2017-09-23 CN CN201780067344.6A patent/CN109906559B/zh active Active
- 2017-09-23 EP EP17778447.7A patent/EP3535849B1/en active Active
- 2017-09-23 JP JP2019519683A patent/JP6840236B2/ja active Active
- 2017-09-23 SG SG11201902036YA patent/SG11201902036YA/en unknown
Also Published As
Publication number | Publication date |
---|---|
EP3535849A1 (en) | 2019-09-11 |
WO2018084956A1 (en) | 2018-05-11 |
BR112019008746A2 (pt) | 2019-07-09 |
EP3535849B1 (en) | 2022-04-13 |
US20180123734A1 (en) | 2018-05-03 |
JP6840236B2 (ja) | 2021-03-10 |
CN109906559A (zh) | 2019-06-18 |
JP2019536316A (ja) | 2019-12-12 |
CN109906559B (zh) | 2023-07-04 |
KR102265247B1 (ko) | 2021-06-14 |
US10778371B2 (en) | 2020-09-15 |
KR20190071728A (ko) | 2019-06-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG11201902036YA (en) | Pipelined high-throughput layered ldpc decoder architecture | |
US11768820B2 (en) | Elimination of log file synchronization delay at transaction commit time | |
US11275590B2 (en) | Device and processing architecture for resolving execution pipeline dependencies without requiring no operation instructions in the instruction memory | |
US8301849B2 (en) | Transactional memory in out-of-order processors with XABORT having immediate argument | |
US8055856B2 (en) | Lock mechanism to enable atomic updates to shared memory | |
CN103809964B (zh) | 用线程组执行顺序代码的系统和方法和包含其的simt处理器 | |
US11086850B2 (en) | Persisting of a low latency in-memory database | |
SG11201809795VA (en) | Memory access techniques in memory devices with multiple partitions | |
US9396226B2 (en) | Highly scalable tree-based trylock | |
US20090327661A1 (en) | Mechanisms to handle free physical register identifiers for smt out-of-order processors | |
US8850121B1 (en) | Outstanding load miss buffer with shared entries | |
US20050120179A1 (en) | Single-version data cache with multiple checkpoint support | |
CN102945278A (zh) | 一种数据库记录重做日志的方法和装置 | |
SG11201907889YA (en) | Glycan-interacting compounds and methods of use | |
US9430551B1 (en) | Mirror resynchronization of bulk load and append-only tables during online transactions for better repair time to high availability in databases | |
JP6117432B2 (ja) | パイプラインソフトウェアの動的な最適化 | |
US11829260B2 (en) | Fault repair method for database system, database system, and computing device | |
CN107111552B (zh) | 用于版本控制的方法、版本控制器以及机器可读介质 | |
CN109947742B (zh) | 面向二阶段锁的多版本数据库并发控制方法和系统 | |
CN104995606A (zh) | 用于将程序代码从推测区域恢复到非推测区域的写拷贝缓冲器 | |
US7203821B2 (en) | Method and apparatus to handle window management instructions without post serialization in an out of order multi-issue processor supporting multiple strands | |
CN111752477A (zh) | 用于提供具有低开销的存储器原子性的技术 | |
US7454570B2 (en) | Efficient memory update process for on-the-fly instruction translation for well behaved applications executing on a weakly-ordered processor | |
CN107111487A (zh) | 在乱序(ooo)处理器中提供早期指令执行,以及相关设备、方法和计算机可读媒体 | |
US20090187917A1 (en) | Transfer of data from transactional data sources to partitioned databases in restartable environments |