SG10201900388VA - Semiconductor Device Including Through Silicon Vias Distributing Current - Google Patents

Semiconductor Device Including Through Silicon Vias Distributing Current

Info

Publication number
SG10201900388VA
SG10201900388VA SG10201900388VA SG10201900388VA SG10201900388VA SG 10201900388V A SG10201900388V A SG 10201900388VA SG 10201900388V A SG10201900388V A SG 10201900388VA SG 10201900388V A SG10201900388V A SG 10201900388VA SG 10201900388V A SG10201900388V A SG 10201900388VA
Authority
SG
Singapore
Prior art keywords
silicon vias
semiconductor device
device including
silicon
distributing current
Prior art date
Application number
SG10201900388VA
Inventor
Rho Soojung
Oh Chisung
Sohn Kyomin
Kim Yong-Ki
Moon Jong-Ho
Woo Seunghan
Youn Jaeyoun
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of SG10201900388VA publication Critical patent/SG10201900388VA/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481Internal lead connections, e.g. via connections, feedthrough structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226Via connections in a multilevel interconnection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528Geometry or layout of the interconnection structure
    • H01L23/5286Arrangements of power or ground buses
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5384Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5386Geometry or layout of the interconnection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/073Apertured devices mounted on one or more rods passed through the apertures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06513Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06541Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06541Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H01L2225/06544Design considerations for via connections, e.g. geometry or layout

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Geometry (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

OF THE DISCLOSURE A semiconductor device includes first to M-th semiconductor dies stacked in a first direction. Each of the first to M-th semiconductor dies includes a substrate, first to K-th through silicon vias passing through the substrate in the first direction, and a first circuit to receive power through a power supply line electrically connected to the first through silicon via. Each of first to K-th through silicon vias of the N-th semiconductor die is electrically connected to a through silicon via of first to K-th through silicon vias of the (N+1)-th semiconductor die that is spaced apart therefrom in a plan view. FIG. 1
SG10201900388VA 2018-01-31 2019-01-16 Semiconductor Device Including Through Silicon Vias Distributing Current SG10201900388VA (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020180012102A KR102498883B1 (en) 2018-01-31 2018-01-31 Semiconductor device including through electrodes distributing current

Publications (1)

Publication Number Publication Date
SG10201900388VA true SG10201900388VA (en) 2019-08-27

Family

ID=64901856

Family Applications (1)

Application Number Title Priority Date Filing Date
SG10201900388VA SG10201900388VA (en) 2018-01-31 2019-01-16 Semiconductor Device Including Through Silicon Vias Distributing Current

Country Status (6)

Country Link
US (1) US10784184B2 (en)
EP (1) EP3522214B1 (en)
KR (1) KR102498883B1 (en)
CN (1) CN110098163B (en)
SG (1) SG10201900388VA (en)
TW (1) TWI781261B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11532349B2 (en) 2021-04-02 2022-12-20 Micron Technology, Inc. Power distribution for stacked memory
US11721385B2 (en) * 2021-08-12 2023-08-08 Micron Technology, Inc. Dynamic power distribution for stacked memory
CN116108900A (en) * 2021-11-05 2023-05-12 安徽寒武纪信息科技有限公司 Accelerator structure, method of generating accelerator structure, and apparatus therefor

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008159736A (en) * 2006-12-22 2008-07-10 Elpida Memory Inc Semiconductor device and its power supplying method
US8174841B2 (en) 2009-04-27 2012-05-08 International Business Machines Corporation Adaptive interconnect structure
US8247906B2 (en) 2009-07-06 2012-08-21 Taiwan Semiconductor Manufacturing Company, Ltd. Supplying power to integrated circuits using a grid matrix formed of through-silicon vias
US8492905B2 (en) * 2009-10-07 2013-07-23 Qualcomm Incorporated Vertically stackable dies having chip identifier structures
US8698321B2 (en) * 2009-10-07 2014-04-15 Qualcomm Incorporated Vertically stackable dies having chip identifier structures
JP5593053B2 (en) 2009-10-09 2014-09-17 ピーエスフォー ルクスコ エスエイアールエル Semiconductor device
JP5490482B2 (en) * 2009-10-09 2014-05-14 ピーエスフォー ルクスコ エスエイアールエル Semiconductor device
US8310841B2 (en) 2009-11-12 2012-11-13 International Business Machines Corporation Integrated circuit die stacks having initially identical dies personalized with switches and methods of making the same
US8304863B2 (en) 2010-02-09 2012-11-06 International Business Machines Corporation Electromigration immune through-substrate vias
EP2372379B1 (en) 2010-03-26 2013-01-23 Imec Test access architecture for TSV-based 3D stacked ICS
KR101728068B1 (en) * 2010-06-01 2017-04-19 삼성전자 주식회사 Stacked semiconductor memory device, memory system including the same, and method of repairing defects of through silicon vias
US9437561B2 (en) 2010-09-09 2016-09-06 Advanced Micro Devices, Inc. Semiconductor chip with redundant thru-silicon-vias
JP2012230961A (en) * 2011-04-25 2012-11-22 Elpida Memory Inc Semiconductor device
US8878369B2 (en) 2011-08-15 2014-11-04 Taiwan Semiconductor Manufacturing Co., Ltd. Low power/high speed TSV interface design
US8599595B1 (en) 2011-12-13 2013-12-03 Michael C. Stephens, Jr. Memory devices with serially connected signals for stacked arrangements
JP5932324B2 (en) * 2011-12-21 2016-06-08 ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. Semiconductor device and test method thereof
JP6054029B2 (en) * 2011-12-22 2016-12-27 ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. Semiconductor chip and semiconductor device
CN104471708B (en) * 2012-02-08 2017-05-24 吉林克斯公司 Stacked die assembly with multiple interposers
WO2014077154A1 (en) 2012-11-13 2014-05-22 ピーエスフォー ルクスコ エスエイアールエル Semiconductor device
KR102101403B1 (en) 2013-12-30 2020-04-17 에스케이하이닉스 주식회사 3d semiconductor apparatus for initializing channels
JP2015141725A (en) 2014-01-28 2015-08-03 マイクロン テクノロジー, インク. Semiconductor device, and information processing system equipped with the same
KR102373543B1 (en) * 2015-04-08 2022-03-11 삼성전자주식회사 Method and device for controlling operation using temperature deviation in multi-chip package
US9559086B2 (en) 2015-05-29 2017-01-31 Micron Technology, Inc. Semiconductor device with modified current distribution
JP6672626B2 (en) 2015-07-22 2020-03-25 富士通株式会社 Semiconductor device and method of controlling semiconductor device
JP6528592B2 (en) 2015-08-17 2019-06-12 富士通株式会社 Semiconductor device

Also Published As

Publication number Publication date
KR102498883B1 (en) 2023-02-13
US20190237390A1 (en) 2019-08-01
EP3522214A1 (en) 2019-08-07
CN110098163B (en) 2024-03-08
EP3522214B1 (en) 2024-05-01
CN110098163A (en) 2019-08-06
TW201941380A (en) 2019-10-16
TWI781261B (en) 2022-10-21
US10784184B2 (en) 2020-09-22
KR20190092854A (en) 2019-08-08

Similar Documents

Publication Publication Date Title
SG10201900388VA (en) Semiconductor Device Including Through Silicon Vias Distributing Current
SG10201808209UA (en) Stacked memory device, a system including the same and an associated method
SG10201900070UA (en) Semiconductor device and method of forming double-sidedfan-out wafer level package
TW201613067A (en) Electronic device and semiconductor device
SG10201805433WA (en) Semiconductor device and method of manufacturing the same
WO2020055642A3 (en) Power distribution network for 3d logic and memory
EP4006972A3 (en) Multi-die fine grain integrated voltage regulation
TW201714253A (en) Method of making embedded memory device with silicon-on-insulator substrate
EP3125283A3 (en) Semiconductor device and method of forming a reduced thickness semiconductor package
SG10201403206VA (en) Semiconductor device and method of forming low profile 3d fan-out package
TW201614616A (en) Curved display device
TW201712845A (en) Electronic device
EP4276892A3 (en) Semiconductor element, method for producing same, and electronic device
TW200629523A (en) Stacked die module
EP4163956A3 (en) Integrated circuit package having wire-bonded multi-die stack
TW201614747A (en) Wire bond sensor package and method
GB2548070A (en) Stacked semiconductor device package with improved interconnect bandwidth
WO2015123426A3 (en) Integrated device comprising stacked dies on redistribution layers
EP3349249A3 (en) Parallel plate waveguide for power circuits
SG11201907932UA (en) Semiconductor memory device
SG10201803447TA (en) Semiconductor Device
EP4195257A3 (en) A package including multiple semiconductor devices
EP3629374A3 (en) Stacked-substrate dram semiconductor devices
JP2014170940A5 (en)
SG10201803941SA (en) Semiconductor Memory Device And Manufacturing The Same