SE9902442D0 - Method and arrangement in a digital communication system - Google Patents

Method and arrangement in a digital communication system

Info

Publication number
SE9902442D0
SE9902442D0 SE9902442A SE9902442A SE9902442D0 SE 9902442 D0 SE9902442 D0 SE 9902442D0 SE 9902442 A SE9902442 A SE 9902442A SE 9902442 A SE9902442 A SE 9902442A SE 9902442 D0 SE9902442 D0 SE 9902442D0
Authority
SE
Sweden
Prior art keywords
time slot
bridging
mapping table
arrangement
time
Prior art date
Application number
SE9902442A
Other languages
Swedish (sv)
Other versions
SE9902442L (en
Inventor
Joachim Roos
Original Assignee
Net Insight Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Net Insight Ab filed Critical Net Insight Ab
Priority to SE9902442A priority Critical patent/SE9902442L/en
Publication of SE9902442D0 publication Critical patent/SE9902442D0/en
Priority to PCT/SE2000/001372 priority patent/WO2001001638A1/en
Priority to AU60388/00A priority patent/AU6038800A/en
Publication of SE9902442L publication Critical patent/SE9902442L/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems
    • H04Q11/04Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/06Time-space-time switching
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/50Circuit switching systems, i.e. systems in which the path is physically permanent during the communication
    • H04L12/52Circuit switching systems, i.e. systems in which the path is physically permanent during the communication using time division techniques
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13103Memory
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13214Clock signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13216Code signals, frame structure
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13292Time division multiplexing, TDM
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13297Coupling different rates in TDM systems, data rate adaptation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1336Synchronisation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13393Time slot switching, T-stage, time slot interchanging, TSI

Abstract

An arrangement (200) and a method are disclosed having a capability of bridging between clock domains in a digital switch. The bridging is accomplished by means of a time slot mapping table (370) containing information typically regarding both time and space switching of the time slot data entries between incoming and outgoing bit streams. By incorporating instructions in the time slot mapping table (370) having the purpose of providing an indication of whether of not to actually transfer data to an output port (330), it is possible to obtain the effect of bridging between the different clock domains. In other words, a selection in made based on the information in the mapping table (370) to obtain a selected subset of time slot data entries to be transferred from an input frame buffer (300) to an output bit stream, the feature of selecting a subset and not the entire set of time slots from input bit streams having the effect of lowering the bit rate.
SE9902442A 1999-06-28 1999-06-28 Method and apparatus in a digital communication system SE9902442L (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
SE9902442A SE9902442L (en) 1999-06-28 1999-06-28 Method and apparatus in a digital communication system
PCT/SE2000/001372 WO2001001638A1 (en) 1999-06-28 2000-06-28 Method and arrangement for time and space switching data between incoming and outgoing bit streams, each belonging to a different clock domain
AU60388/00A AU6038800A (en) 1999-06-28 2000-06-28 Method and arrangement for time and space switching data between incoming and outgoing bit streams, each belonging to a different clock domain

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9902442A SE9902442L (en) 1999-06-28 1999-06-28 Method and apparatus in a digital communication system

Publications (2)

Publication Number Publication Date
SE9902442D0 true SE9902442D0 (en) 1999-06-28
SE9902442L SE9902442L (en) 2000-12-29

Family

ID=20416264

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9902442A SE9902442L (en) 1999-06-28 1999-06-28 Method and apparatus in a digital communication system

Country Status (3)

Country Link
AU (1) AU6038800A (en)
SE (1) SE9902442L (en)
WO (1) WO2001001638A1 (en)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4005272A (en) * 1974-08-14 1977-01-25 Arthur A. Collins, Inc. Time folded TST (time space time) switch
US4355384A (en) * 1980-03-19 1982-10-19 Digital Switch Corporation Non-blocking expandable switching matrix for a telecommunication system
US5128929A (en) * 1988-11-15 1992-07-07 Nec Corporation Time division switching system capable of broad band communications service
SE9703449D0 (en) * 1997-09-24 1997-09-24 Net Insight Ab Method, system and apparatus for transferring information between nodes in a time division multiplexed network
AU1182599A (en) * 1997-11-06 1999-05-31 Net Insight Ab Method and apparatus for switching data between bitstreams of a time division multiplexed network
SE9704738D0 (en) * 1997-12-18 1997-12-18 Net Insight Ab Method and apparatus for switching data between bitstreams of a circuit switched time division multiplexed network

Also Published As

Publication number Publication date
WO2001001638A1 (en) 2001-01-04
SE9902442L (en) 2000-12-29
AU6038800A (en) 2001-01-31

Similar Documents

Publication Publication Date Title
MXPA03006207A (en) Digital baseband system.
CA2219360A1 (en) Single-chip software configurable transceiver for asymmetric communication system
CA2154042A1 (en) Video optimized media streamer
GB1529075A (en) Communication network
SE8303284D0 (en) SET AND DEVICE FOR CONNECTING A CLOSE RING THROUGH A PHONE SWITCH
JPS6335057A (en) Programmable multiplexer
SE9902442D0 (en) Method and arrangement in a digital communication system
RU2180992C2 (en) Single-bit resolution switch
EP0635951A2 (en) Multiplexer controllers
JPH0139277B2 (en)
JPS58202657A (en) Voice/data exchangine system
KR940006010B1 (en) Conversion method between u-law and a-law
EP1133107A3 (en) Method of data transmission in a communication network with ring structure
SE9803419L (en) Device for routing data packets in a DTM network
ES2020864A6 (en) Multiservice network modem
JPS6399659A (en) Automatic dialing device
SE9704278D0 (en) A general switch and a switching method
ATE1925T1 (en) CIRCUIT ARRANGEMENT FOR TELEPHONE SETS CONNECTED TO PCM LINES.
KR960027475A (en) Synchronous and Loop Switching Circuit
JPH0113799B2 (en)
ES2003430A6 (en) Low speed gate circuit.
KR960028664A (en) 64 × 64 bit switch circuit
KR840002187A (en) Correction Method of Channel Delay and Phase Delay in Local Call of Separate Digital Telephone Switching System
KR980007387A (en) How to give differential ring for each line
SE0103996L (en) An arrangement for subscriber switching services with IP network connection.

Legal Events

Date Code Title Description
NAV Patent application has lapsed