SE8500337L - DIGITAL SIGNAL PROCESSING DEVICE WITH DATA COLLECTION BODY CONTAINING SAMPLES OF THE SIGNAL TO BE PROCESSED - Google Patents

DIGITAL SIGNAL PROCESSING DEVICE WITH DATA COLLECTION BODY CONTAINING SAMPLES OF THE SIGNAL TO BE PROCESSED

Info

Publication number
SE8500337L
SE8500337L SE8500337A SE8500337A SE8500337L SE 8500337 L SE8500337 L SE 8500337L SE 8500337 A SE8500337 A SE 8500337A SE 8500337 A SE8500337 A SE 8500337A SE 8500337 L SE8500337 L SE 8500337L
Authority
SE
Sweden
Prior art keywords
digital signal
processed
signal processing
signal
processing device
Prior art date
Application number
SE8500337A
Other languages
Swedish (sv)
Other versions
SE8500337D0 (en
SE444089B (en
Inventor
A Demeure
Original Assignee
Thomson Csf
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Csf filed Critical Thomson Csf
Priority to SE8500337A priority Critical patent/SE8500337L/en
Publication of SE8500337D0 publication Critical patent/SE8500337D0/en
Publication of SE444089B publication Critical patent/SE444089B/en
Publication of SE8500337L publication Critical patent/SE8500337L/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • Image Analysis (AREA)
  • Complex Calculations (AREA)

Abstract

In this digital signal treatment arrangement, which involves N operator circuits (2n) which communicate with themselves and each one has an arithmetical unit (3n) and a memory (4n) which contains the sample of that signal which is to be processed, a programme control circuit (1), which controls the N circuits in exactly the same way, and an addressing device (1,5n, 6n) for registering and for reading of the N-memories, whereby the addressing units for registering and for reading of the N-memories are so arranged that several processings can be managed in parallel, whereby at the same time, one carries out the same elementary transformations on those tests of the samples which correlate to equidistant corresponding terminals along the section of the retained signal.Application of digital signal processing.<IMAGE>
SE8500337A 1985-01-24 1985-01-24 DIGITAL SIGNAL PROCESSING DEVICE WITH DATA COLLECTION BODY CONTAINING SAMPLES OF THE SIGNAL TO BE PROCESSED SE8500337L (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SE8500337A SE8500337L (en) 1985-01-24 1985-01-24 DIGITAL SIGNAL PROCESSING DEVICE WITH DATA COLLECTION BODY CONTAINING SAMPLES OF THE SIGNAL TO BE PROCESSED

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE8500337A SE8500337L (en) 1985-01-24 1985-01-24 DIGITAL SIGNAL PROCESSING DEVICE WITH DATA COLLECTION BODY CONTAINING SAMPLES OF THE SIGNAL TO BE PROCESSED

Publications (3)

Publication Number Publication Date
SE8500337D0 SE8500337D0 (en) 1985-01-24
SE444089B SE444089B (en) 1986-03-17
SE8500337L true SE8500337L (en) 1986-03-17

Family

ID=20358884

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8500337A SE8500337L (en) 1985-01-24 1985-01-24 DIGITAL SIGNAL PROCESSING DEVICE WITH DATA COLLECTION BODY CONTAINING SAMPLES OF THE SIGNAL TO BE PROCESSED

Country Status (1)

Country Link
SE (1) SE8500337L (en)

Also Published As

Publication number Publication date
SE8500337D0 (en) 1985-01-24
SE444089B (en) 1986-03-17

Similar Documents

Publication Publication Date Title
DE69131956T2 (en) Processing processor for connecting instructions for a cache memory
AU560049B2 (en) Interchangeable interface circuitry
ES2047103T3 (en) VIDEO TREATMENT SYSTEM AND ALSO IMAGE FORMATION SYSTEM AND IMAGE STORAGE SYSTEM PROVIDED WITH SUCH VIDEO SYSTEM.
FR2619926B1 (en) METHOD AND APPARATUS FOR DIAGNOSING DEFECTS ON A CIRCUIT BOARD
KR830007001A (en) Digital signal processor
KR900002308A (en) Integrated circuit
SE8500337L (en) DIGITAL SIGNAL PROCESSING DEVICE WITH DATA COLLECTION BODY CONTAINING SAMPLES OF THE SIGNAL TO BE PROCESSED
DE3486243D1 (en) Electronic single image memory with quick sorting and method for its operation.
AU568321B2 (en) Electronic postage meter
DE68917113D1 (en) Data processing device for an electronic musical instrument.
ATE68612T1 (en) CONNECTION DEVICE FOR INDEPENDENT CONNECTION OF ADDITIONAL MEMORIES TO A DATA PROCESSING SYSTEM.
RU94003354A (en) AUTOMATED DIAGNOSTIC SYSTEM OF DIGITAL DEVICES
SE8400324D0 (en) TRAINING DEVICE FOR MEASUREMENTS, OBSERVED AND INFLUENCE OF UBER A LARGE NUMBER OF FARNESS COUNSELING LAWS, VONEINANDER DEPENDENT AND / OR INDEPENDENT EVENTS
KR910020722A (en) Integrated semiconductor memory
DE3381525D1 (en) DEVICE FOR MICROPROGRAM CONTROL OF AN INFORMATION TRANSFER AND METHOD FOR THEIR OPERATION.
JPS641073A (en) Parallel processing system for image data
FR2716019B1 (en) Digital processing circuit comprising test registers.
JPS5725053A (en) Memory device
EP0161335A3 (en) Preparation of sampled values of a time-variable signal in a data processing arrangement
JPS5720996A (en) Memory diagnostic control system
RU2076352C1 (en) Data collection ring-radial device for physical substance parameters measuring results converting and transmitting
GB8620864D0 (en) Testing real time target systems
JPS56162145A (en) Data arranging circuit
JPS6432765A (en) Image binarization device
DE3787216D1 (en) Method for static operation processing at high speed and image data processing device comprising this method.

Legal Events

Date Code Title Description
NUG Patent has lapsed

Ref document number: 8500337-4

Effective date: 19920806

Format of ref document f/p: F