SE466368B - Databehandlingsanordning sammansatt av fyra databehandlingsmoduler med huvudsakligen identisk konstruktion, med skydd baade mot samtidiga enkel-bit fel i flera databehandlingsmoduler och mot fel i en databehandlingsmodul - Google Patents

Databehandlingsanordning sammansatt av fyra databehandlingsmoduler med huvudsakligen identisk konstruktion, med skydd baade mot samtidiga enkel-bit fel i flera databehandlingsmoduler och mot fel i en databehandlingsmodul

Info

Publication number
SE466368B
SE466368B SE8703405A SE8703405A SE466368B SE 466368 B SE466368 B SE 466368B SE 8703405 A SE8703405 A SE 8703405A SE 8703405 A SE8703405 A SE 8703405A SE 466368 B SE466368 B SE 466368B
Authority
SE
Sweden
Prior art keywords
data processing
code
bytes
fed
coding
Prior art date
Application number
SE8703405A
Other languages
English (en)
Swedish (sv)
Other versions
SE8703405D0 (sv
SE8703405L (sv
Inventor
Gils W J Van
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Nv filed Critical Philips Nv
Publication of SE8703405D0 publication Critical patent/SE8703405D0/xx
Publication of SE8703405L publication Critical patent/SE8703405L/xx
Publication of SE466368B publication Critical patent/SE466368B/sv

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13Linear codes
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/20Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Quality & Reliability (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Detection And Correction Of Errors (AREA)
  • Hardware Redundancy (AREA)
  • Error Detection And Correction (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
SE8703405A 1986-09-05 1987-09-02 Databehandlingsanordning sammansatt av fyra databehandlingsmoduler med huvudsakligen identisk konstruktion, med skydd baade mot samtidiga enkel-bit fel i flera databehandlingsmoduler och mot fel i en databehandlingsmodul SE466368B (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB8621469A GB2194850B (en) 1986-09-05 1986-09-05 Data processing device

Publications (3)

Publication Number Publication Date
SE8703405D0 SE8703405D0 (sv) 1987-09-02
SE8703405L SE8703405L (sv) 1988-03-06
SE466368B true SE466368B (sv) 1992-02-03

Family

ID=10603758

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8703405A SE466368B (sv) 1986-09-05 1987-09-02 Databehandlingsanordning sammansatt av fyra databehandlingsmoduler med huvudsakligen identisk konstruktion, med skydd baade mot samtidiga enkel-bit fel i flera databehandlingsmoduler och mot fel i en databehandlingsmodul

Country Status (7)

Country Link
US (1) US4882731A (de)
JP (1) JP2612000B2 (de)
CA (1) CA1297590C (de)
DE (1) DE3727586C2 (de)
FR (1) FR2604542A1 (de)
GB (1) GB2194850B (de)
SE (1) SE466368B (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0858074B1 (de) * 1989-07-13 2001-10-17 Canon Kabushiki Kaisha Für das Kopieren von Daten geeignete Kodierungs- und Dekodierungsvorrichtung
JPH0458619A (ja) * 1990-06-28 1992-02-25 Canon Inc 誤り訂正システム
EP0481128B1 (de) * 1990-10-16 1998-01-14 Koninklijke Philips Electronics N.V. Datenverarbeitungssystem basierend auf einem (N,K)-Symbolkode und mit Symbolfehler-Korrigierbarkeit und mehrfacher Fehlerreparierbarkeit
US5339404A (en) * 1991-05-28 1994-08-16 International Business Machines Corporation Asynchronous TMR processing system
US5375127A (en) * 1992-03-25 1994-12-20 Ncr Corporation Method and apparatus for generating Reed-Soloman error correcting code across multiple word boundaries
US6367046B1 (en) * 1992-09-23 2002-04-02 International Business Machines Corporation Multi-bit error correction system
US5432801A (en) * 1993-07-23 1995-07-11 Commodore Electronics Limited Method and apparatus for performing multiple simultaneous error detection on data having unknown format
JP3412349B2 (ja) * 1994-12-28 2003-06-03 株式会社日立製作所 制御装置
US5576197A (en) * 1995-04-07 1996-11-19 Molecular Bio-Products Polymerase chain reaction container and methods of using the same
US7257763B1 (en) 2001-08-03 2007-08-14 Netlogic Microsystems, Inc. Content addressable memory with error signaling
US7283380B1 (en) 2001-08-03 2007-10-16 Netlogic Microsystems, Inc. Content addressable memory with selective error logging
US7301961B1 (en) 2001-12-27 2007-11-27 Cypress Semiconductor Corportion Method and apparatus for configuring signal lines according to idle codes
US6971053B1 (en) 2002-07-30 2005-11-29 Cypress Semiconductor Corp. Method for initiating internal parity operations in a CAM device
US7304873B1 (en) 2005-01-25 2007-12-04 Netlogic Microsystems, Inc. Method for on-the-fly error correction in a content addressable memory (CAM) and device therefor
IE20050277A1 (en) * 2005-05-04 2006-11-29 Nat Univ Ireland Method and apparatus for generating error-correcting and error-detecting codes using zero-divisors and units in group rings
US8042029B2 (en) * 2006-05-21 2011-10-18 Ramot At Tel Aviv University Ltd. Error correction decoding by trial and error
US8990631B1 (en) 2011-03-03 2015-03-24 Netlogic Microsystems, Inc. Packet format for error reporting in a content addressable memory

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL8104342A (nl) * 1981-09-21 1983-04-18 Philips Nv Rekenmachinesysteem, gebaseerd op een symboolkorrigerende kode met twee werkmodes.
US4593396A (en) * 1982-10-08 1986-06-03 August Systems Process for a fault-tolerant data processing system with error detection and resistance to fault propagation
US4698814A (en) * 1984-02-06 1987-10-06 U.S. Philips Corporation Arrangement for checking the parity of parity-bits containing bit groups
JPS60212048A (ja) * 1984-04-06 1985-10-24 Nec Corp 符号修正型切替方式
US4648091A (en) * 1984-07-02 1987-03-03 General Electric Company Apparatus and method for decoding error correction coded information
NL8403147A (nl) * 1984-10-16 1986-05-16 Philips Nv Dataverwerkingssysteem dat is opgebouwd uit drie dataverwerkingsmodules.

Also Published As

Publication number Publication date
JPS6367644A (ja) 1988-03-26
GB8621469D0 (en) 1986-10-15
DE3727586A1 (de) 1988-03-10
US4882731A (en) 1989-11-21
GB2194850B (en) 1990-10-31
SE8703405D0 (sv) 1987-09-02
JP2612000B2 (ja) 1997-05-21
CA1297590C (en) 1992-03-17
GB2194850A (en) 1988-03-16
SE8703405L (sv) 1988-03-06
FR2604542A1 (fr) 1988-04-01
FR2604542B1 (de) 1994-12-16
DE3727586C2 (de) 1997-12-11

Similar Documents

Publication Publication Date Title
EP0031183B1 (de) Mehrrechner-Datenverarbeitungssystem
SE466368B (sv) Databehandlingsanordning sammansatt av fyra databehandlingsmoduler med huvudsakligen identisk konstruktion, med skydd baade mot samtidiga enkel-bit fel i flera databehandlingsmoduler och mot fel i en databehandlingsmodul
US4928280A (en) Fast processor for multi-bit error correction codes
US5754563A (en) Byte-parallel system for implementing reed-solomon error-correcting codes
US6675349B1 (en) Error correction coding of data blocks with included parity bits
US5099484A (en) Multiple bit error detection and correction system employing a modified Reed-Solomon code incorporating address parity and catastrophic failure detection
EP0026516B1 (de) Apparat zur Behandlung eines Datenstroms mit Hilfe eines fehlerkorrigierenden, stetigen Codes und zur Feststellung eines nicht wiedergutzumachenden Fehlers bei dieser Behandlung
EP0075985B1 (de) Datenverarbeitungsvorrichtung zur Verarbeitung von Datenwörtern mit mehreren Symbolen, auf einem symbolkorrigierenden Kode basiert und mit mehreren Betriebsweisen
US4335458A (en) Memory incorporating error detection and correction
JPS5960654A (ja) エラ−訂正システム
US8332727B2 (en) Error correction circuit, flash memory system including the error correction circuit, and operating method of the error correction circuit
US7870473B2 (en) Error detection device for an address decoder, and device for error detection for an address decoder
RU2448359C1 (ru) Устройство хранения и передачи данных с исправлением ошибок в байте информации и обнаружением ошибок в байтах информации
US7093183B2 (en) Symbol level error correction codes which protect against memory chip and bus line failures
US4868829A (en) Apparatus useful for correction of single bit errors in the transmission of data
EP0120371B1 (de) Fehlerausrichtungssteuerungssystem und -schaltungen
EP0178726B1 (de) Datenverarbeitungssystem welches aufgebaut ist aus drei Datenverarbeitungsmodulen
RU106771U1 (ru) Устройство хранения и передачи данных с исправлением ошибок в байте информации и обнаружением ошибок в байтах информации
JP3654655B2 (ja) データ処理システム
RU2297030C2 (ru) Самокорректирующееся устройство хранения информации
RU2297034C2 (ru) Отказоустойчивое устройство хранения информации
RU2297032C2 (ru) Самокорректирующееся запоминающее устройство
RU2297035C2 (ru) Отказоустойчивое запоминающее устройство
RU2297033C2 (ru) Самокорректирующееся устройство
RU42686U1 (ru) Самокорректирующееся устройство

Legal Events

Date Code Title Description
NAL Patent in force

Ref document number: 8703405-4

Format of ref document f/p: F

NUG Patent has lapsed

Ref document number: 8703405-4

Format of ref document f/p: F