SE306188B - - Google Patents
Info
- Publication number
- SE306188B SE306188B SE744164A SE744164A SE306188B SE 306188 B SE306188 B SE 306188B SE 744164 A SE744164 A SE 744164A SE 744164 A SE744164 A SE 744164A SE 306188 B SE306188 B SE 306188B
- Authority
- SE
- Sweden
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
- G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
- G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
- G06F7/508—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages using carry look-ahead circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/506—Indexing scheme relating to groups G06F7/506 - G06F7/508
- G06F2207/5063—2-input gates, i.e. only using 2-input logical gates, e.g. binary carry look-ahead, e.g. Kogge-Stone or Ladner-Fischer adder
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Analysis (AREA)
- Computational Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Optimization (AREA)
- General Engineering & Computer Science (AREA)
- Error Detection And Correction (AREA)
- Complex Calculations (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL294369 | 1963-06-20 |
Publications (1)
Publication Number | Publication Date |
---|---|
SE306188B true SE306188B (en) | 1968-11-18 |
Family
ID=19754800
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE744164A SE306188B (en) | 1963-06-20 | 1964-06-17 |
Country Status (7)
Country | Link |
---|---|
AT (1) | AT248743B (en) |
BE (1) | BE649532A (en) |
CH (1) | CH424323A (en) |
DE (1) | DE1194606B (en) |
GB (1) | GB1040778A (en) |
NL (1) | NL294369A (en) |
SE (1) | SE306188B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6149233A (en) * | 1984-08-17 | 1986-03-11 | Nec Corp | High-speed digital adder and subtractor circuit |
-
0
- NL NL294369D patent/NL294369A/xx unknown
-
1964
- 1964-06-16 DE DEN25122A patent/DE1194606B/en active Pending
- 1964-06-17 SE SE744164A patent/SE306188B/xx unknown
- 1964-06-17 CH CH787664A patent/CH424323A/en unknown
- 1964-06-17 GB GB2507064A patent/GB1040778A/en not_active Expired
- 1964-06-17 AT AT518064A patent/AT248743B/en active
- 1964-06-19 BE BE649532A patent/BE649532A/xx unknown
Also Published As
Publication number | Publication date |
---|---|
BE649532A (en) | 1964-12-21 |
AT248743B (en) | 1966-08-10 |
NL294369A (en) | |
GB1040778A (en) | 1966-09-01 |
CH424323A (en) | 1966-11-15 |
DE1194606B (en) | 1965-06-10 |