SE0302156D0 - Low-latency DC compensation - Google Patents

Low-latency DC compensation

Info

Publication number
SE0302156D0
SE0302156D0 SE0302156A SE0302156A SE0302156D0 SE 0302156 D0 SE0302156 D0 SE 0302156D0 SE 0302156 A SE0302156 A SE 0302156A SE 0302156 A SE0302156 A SE 0302156A SE 0302156 D0 SE0302156 D0 SE 0302156D0
Authority
SE
Sweden
Prior art keywords
estimate
received
fifo
control function
stored
Prior art date
Application number
SE0302156A
Other languages
English (en)
Inventor
Michael Lewis
Original Assignee
Infineon Technologies Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag filed Critical Infineon Technologies Ag
Priority to SE0302156A priority Critical patent/SE0302156D0/sv
Publication of SE0302156D0 publication Critical patent/SE0302156D0/sv
Priority to DE102004036484A priority patent/DE102004036484B4/de
Priority to US10/909,166 priority patent/US7313374B2/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/06—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
    • H04L25/061—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of dc offset
    • H04L25/062—Setting decision thresholds using feedforward techniques only
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G3/00—Gain control in amplifiers or frequency changers
    • H03G3/20—Automatic control
    • H03G3/30—Automatic control in amplifiers having semiconductor devices
    • H03G3/3052—Automatic control in amplifiers having semiconductor devices in bandpass amplifiers (H.F. or I.F.) or in frequency-changers used in a (super)heterodyne receiver
    • H03G3/3068—Circuits generating control signals for both R.F. and I.F. stages

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Circuits Of Receivers In General (AREA)
  • Control Of Amplification And Gain Control (AREA)
SE0302156A 2003-08-01 2003-08-01 Low-latency DC compensation SE0302156D0 (sv)

Priority Applications (3)

Application Number Priority Date Filing Date Title
SE0302156A SE0302156D0 (sv) 2003-08-01 2003-08-01 Low-latency DC compensation
DE102004036484A DE102004036484B4 (de) 2003-08-01 2004-07-28 Gleichspannungskompensation mit geringer Latenzzeit
US10/909,166 US7313374B2 (en) 2003-08-01 2004-07-30 Low-latency DC compensation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE0302156A SE0302156D0 (sv) 2003-08-01 2003-08-01 Low-latency DC compensation

Publications (1)

Publication Number Publication Date
SE0302156D0 true SE0302156D0 (sv) 2003-08-01

Family

ID=27786677

Family Applications (1)

Application Number Title Priority Date Filing Date
SE0302156A SE0302156D0 (sv) 2003-08-01 2003-08-01 Low-latency DC compensation

Country Status (3)

Country Link
US (1) US7313374B2 (sv)
DE (1) DE102004036484B4 (sv)
SE (1) SE0302156D0 (sv)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100719360B1 (ko) * 2005-11-03 2007-05-17 삼성전자주식회사 디지털 로직 프로세싱 회로, 그것을 포함하는 데이터 처리 장치, 그것을 포함한 시스템-온 칩, 그것을 포함한 시스템, 그리고 클록 신호 게이팅 방법
US20090040107A1 (en) * 2007-06-12 2009-02-12 Hmicro, Inc. Smart antenna subsystem
US20090042527A1 (en) * 2007-06-12 2009-02-12 Hmicro Inc. Dynamic low power receiver
EP2210352B1 (en) 2007-10-24 2020-05-06 LifeSignals, Inc. Systems and networks for half and full duplex wireless communication using multiple radios
US8879983B2 (en) 2008-02-06 2014-11-04 Hmicro, Inc. Wireless communications systems using multiple radios
US11029750B2 (en) * 2017-06-29 2021-06-08 Intel Corporation Apparatus for universal serial bus 2.0 (USB2) combined high speed squelch and disconnect detection

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4376288A (en) 1981-08-27 1983-03-08 Rca Corporation Signal gain control with DC compensation
US5241702A (en) 1990-09-06 1993-08-31 Telefonaktiebolaget L M Ericsson D.c. offset compensation in a radio receiver
JP4091671B2 (ja) 1995-08-08 2008-05-28 松下電器産業株式会社 直流オフセット補償装置
US6498929B1 (en) * 1996-06-21 2002-12-24 Kabushiki Kaisha Toshiba Receiver having DC offset decreasing function and communication system using the same
US6240100B1 (en) * 1997-07-31 2001-05-29 Motorola, Inc. Cellular TDMA base station receiver with dynamic DC offset correction
WO2000072441A1 (en) * 1999-05-24 2000-11-30 Level One Communications, Inc. Automatic gain control and offset correction
US6370205B1 (en) * 1999-07-02 2002-04-09 Telefonaktiebolaget Lm Ericsson (Publ) Method and apparatus for performing DC-offset compensation in a radio receiver
US6321073B1 (en) 2000-01-31 2001-11-20 Motorola, Inc. Radiotelephone receiver and method with improved dynamic range and DC offset correction
US6771945B1 (en) * 2000-05-24 2004-08-03 General Dynamics Decision Systems, Inc. Dynamic DC balancing of a direct conversion receiver and method
US6748200B1 (en) * 2000-10-02 2004-06-08 Mark A. Webster Automatic gain control system and method for a ZIF architecture
US6654593B1 (en) 2000-10-30 2003-11-25 Research In Motion Limited Combined discrete automatic gain control (AGC) and DC estimation
US7046720B2 (en) * 2001-11-12 2006-05-16 Telefonktiebolaget Lm Ericsson (Publ) System and method for DC offset compensation in a WCDMA receiver
US7266359B2 (en) * 2003-03-18 2007-09-04 Freescale Semiconductor, Inc. DC interference removal in wireless communications

Also Published As

Publication number Publication date
US20050026584A1 (en) 2005-02-03
DE102004036484A1 (de) 2005-03-17
US7313374B2 (en) 2007-12-25
DE102004036484B4 (de) 2007-12-27

Similar Documents

Publication Publication Date Title
AU2019268195A1 (en) Zero latency digital assistant
WO2006124410A3 (en) Latency insensitive fifo signaling protocol
EP1655911A3 (en) Audio receiver having adaptive buffer delay
EP1591884A3 (en) Information processing apparatus, information processing method, and program
WO2004004188A3 (en) System and method for avoiding stall of an h-arq reordering buffer in a receiver
WO2006083868A3 (en) Including descriptor queue empty events in completion events
EP1694096A3 (en) Method and system for reducing audio latency
WO2009137232A3 (en) Methods and devices for fan control of an electronic device based on loudness data
SE0302156D0 (sv) Low-latency DC compensation
TW200622846A (en) Storage device circuit with sata interface and remote buffering
EP1873652A3 (en) Controlling the feeding of data from a feed buffer
MX2007013193A (es) Aparato y metodo para compensar los retrasos de entrada digital en un dispositivo electronico inteligente.
WO2006063337A3 (en) Dma latency compensation with scaling line buffer
ATE534243T1 (de) Hörgerät und verfahren zur signalverarbeitungssteuerung in einem hörgerät
WO2007041146A3 (en) Apparatus and method for switching between buffers using a video frame buffer flip queue
EP1185013A3 (en) System and method for clock synchronization for usb sink device
WO2006002126A3 (en) Method and system for supporting read operations for iscsi and iscsi chimney
WO2005013039A3 (en) Prefetch control in a data processing system
TW200622467A (en) Camera system
DE60042219D1 (de) Videodaten
TW200711302A (en) A dynamic input setup/hold time improvement architecture
CA2561391A1 (en) A versatile attenuator
WO2004012404A3 (en) Methods and apparatus for credit-based flow control
US7389374B1 (en) High latency interface between hardware components
TW200605666A (en) Image signal processing system