RU97112632A - COMPUTER SYSTEM HAVING A BUS INTERFACE - Google Patents

COMPUTER SYSTEM HAVING A BUS INTERFACE

Info

Publication number
RU97112632A
RU97112632A RU97112632/09A RU97112632A RU97112632A RU 97112632 A RU97112632 A RU 97112632A RU 97112632/09 A RU97112632/09 A RU 97112632/09A RU 97112632 A RU97112632 A RU 97112632A RU 97112632 A RU97112632 A RU 97112632A
Authority
RU
Russia
Prior art keywords
bus
computer system
control signals
slave
state
Prior art date
Application number
RU97112632/09A
Other languages
Russian (ru)
Other versions
RU2140667C1 (en
Inventor
Кац Саги
Алан Уолл Вильям
Кулик Эми
Реймонд Кронин Даниэл III
Original Assignee
Интернэшнл Бизнес Машинз Корпорейшн
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/351,186 external-priority patent/US5664124A/en
Application filed by Интернэшнл Бизнес Машинз Корпорейшн filed Critical Интернэшнл Бизнес Машинз Корпорейшн
Publication of RU97112632A publication Critical patent/RU97112632A/en
Application granted granted Critical
Publication of RU2140667C1 publication Critical patent/RU2140667C1/en

Links

Claims (10)

1. Компьютерная система, содержащая первую шину (32), вторую шину (30) для передачи сигналов управления от ведущего устройства к подчиненному устройству, имеющую специальный шинный протокол, по меньшей мере одно ведущее устройство (42), подключенное ко второй шине (30), и мост (34), включенный между первой и второй шинами, причем мост содержит третью шину (62) с внутренней фиксацией состояний для передачи сигналов управления от ведущего устройства к подчиненному устройству с фиксацией состояний, по меньшей мере одно подчиненное устройство (64 - 68), ключевую схему с фиксацией состояний (60), включенную между второй и третьей шинами для фиксации состояния сигналов управления от ведущего устройства к подчиненному устройству, получаемых из второй шины (30), и сигналов управления от ведущего устройства к подчиненному устройству с фиксацией состояний, получаемых из третьей шины (62), и логическое устройство для контроля состояния сигналов управления во второй шине (30) и для формирования по меньшей мере одного из сигналов управления во второй шине в соответствии с протоколом шины в ответ на некоторые заранее заданные состояния контролируемых сигналов управления.1. A computer system comprising a first bus (32), a second bus (30) for transmitting control signals from the master to the slave, having a special bus protocol, at least one master (42) connected to the second bus (30) and a bridge (34) connected between the first and second buses, and the bridge contains a third bus (62) with internal state fixation for transmitting control signals from the master to the slave device with state fixation, at least one slave device (64 - 68 ), key a state-locked circuit (60) connected between the second and third buses for fixing the state of control signals from the master to the slave received from the second bus (30), and control signals from the master to the slave with state-lock received from the third bus (62), and a logic device for monitoring the status of the control signals in the second bus (30) and for generating at least one of the control signals in the second bus in accordance with the bus protocol in response to some s predetermined condition monitored control signals. 2. Компьютерная система по п. 1, отличающаяся тем, что вторая шина представляет собой шину межсоединения периферийных компонент (стандарта РСI), а шинный протокол является протоколом шины стандарта РСI. 2. The computer system according to claim 1, characterized in that the second bus is a peripheral component interconnect bus (PCI standard), and the bus protocol is a PCI standard bus protocol. 3. Компьютерная система по п. 2, отличающаяся тем, что подчиненное устройство является подчиненным устройством стандарта РСI. 3. The computer system according to claim 2, characterized in that the slave device is a slave device of the PCI standard. 4. Компьютерная система по п. 3, отличающаяся тем, что третья шина является шиной стандарта РСI с внутренней фиксацией состояния. 4. The computer system according to claim 3, characterized in that the third bus is a PCI standard bus with internal state fixation. 5. Компьютерная система по п. 4, отличающаяся тем, что сигналы управления включают в себя сигнал готовности адресата, сигнал выбора устройства и сигнал останова, причем логическое устройство предназначено для формирования по меньшей мере одного из этих сигналов управления в ответ на некоторые заранее заданные состояния контролируемых сигналов управления. 5. The computer system of claim 4, wherein the control signals include a destination signal, a device select signal, and a stop signal, wherein the logic device is configured to generate at least one of these control signals in response to some predetermined states controlled control signals. 6. Компьютерная система по п. 5, отличающаяся тем, что контролируемые сигналы управления включают в себя сигнал кадра и сигнал готовности инициатора передачи. 6. The computer system according to claim 5, characterized in that the controlled control signals include a frame signal and a signal of readiness of the initiator of the transfer. 7. Компьютерная система по п. 6, отличающаяся тем, что заранее заданное состояние включает в себя снятие сигнала кадра, причем логическое устройство устанавливает сигналы готовности адресата, выбора устройства и останова в неактивное состояние в ответ на снятие сигнала кадра. 7. The computer system according to claim 6, characterized in that the predetermined state includes the removal of the frame signal, and the logical device sets the signals of the destination, the device selection and stop inactive in response to the removal of the frame signal. 8. Компьютерная система по п. 5, 6 или 7, отличающаяся тем, что логическое устройство включает отдельный конечный автомат для каждого из соответствующих сигналов готовности адресата, выбора устройства и останова. 8. The computer system according to claim 5, 6 or 7, characterized in that the logical device includes a separate state machine for each of the corresponding signals of the readiness of the addressee, device selection and stop. 9. Компьютерная система по любому из предшествующих пунктов, отличающаяся тем, что мост выполнен с использованием КМОП-технологии. 9. The computer system according to any one of the preceding paragraphs, characterized in that the bridge is made using CMOS technology. 10. Мост для связи первой и второй шин в компьютерной системе по любому из предшествующих пунктов. 10. A bridge for connecting the first and second buses in a computer system according to any one of the preceding paragraphs.
RU97112632A 1994-11-30 1995-11-23 Computer system with bus interface RU2140667C1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/351,186 1994-11-30
US08/351,186 US5664124A (en) 1994-11-30 1994-11-30 Bridge between two buses of a computer system that latches signals from the bus for use on the bridge and responds according to the bus protocols
PCT/GB1995/002728 WO1996017303A1 (en) 1994-11-30 1995-11-23 A computer system having a bridge between buses

Publications (2)

Publication Number Publication Date
RU97112632A true RU97112632A (en) 1999-05-27
RU2140667C1 RU2140667C1 (en) 1999-10-27

Family

ID=23379928

Family Applications (1)

Application Number Title Priority Date Filing Date
RU97112632A RU2140667C1 (en) 1994-11-30 1995-11-23 Computer system with bus interface

Country Status (14)

Country Link
US (1) US5664124A (en)
EP (1) EP0795158B1 (en)
JP (1) JP3838278B2 (en)
KR (1) KR100192724B1 (en)
CN (1) CN1089463C (en)
AT (1) ATE176341T1 (en)
BR (1) BR9505207A (en)
CA (1) CA2162187C (en)
CZ (1) CZ9701508A3 (en)
DE (1) DE69507636T2 (en)
HU (1) HU217405B (en)
PL (1) PL180351B1 (en)
RU (1) RU2140667C1 (en)
WO (1) WO1996017303A1 (en)

Families Citing this family (74)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5822512A (en) * 1995-05-19 1998-10-13 Compaq Computer Corporartion Switching control in a fault tolerant system
US5911049A (en) * 1995-07-21 1999-06-08 Ricoh Company, Ltd. PCI connection system for a printer controller board
JPH0962621A (en) * 1995-08-30 1997-03-07 Toshiba Corp Computer system and command cycle switching method
US5918072A (en) * 1995-09-18 1999-06-29 Opti Inc. System for controlling variable length PCI burst data using a dummy final data phase and adjusting the burst length during transaction
US5724529A (en) * 1995-11-22 1998-03-03 Cirrus Logic, Inc. Computer system with multiple PC card controllers and a method of controlling I/O transfers in the system
US5793997A (en) * 1996-01-11 1998-08-11 Hewlett-Packard Company Interface architecture for connection to a peripheral component interconnect bus
US5991520A (en) * 1996-02-02 1999-11-23 Sony Corporation Application programming interface for managing and automating data transfer operations between applications over a bus structure
US7577782B2 (en) 1996-02-02 2009-08-18 Sony Corporation Application programming interface for data transfer and bus management over a bus structure
US6631435B1 (en) * 1996-02-02 2003-10-07 Sony Corporation Application programming interface for data transfer and bus management over a bus structure
US6233637B1 (en) 1996-03-07 2001-05-15 Sony Corporation Isochronous data pipe for managing and manipulating a high-speed stream of isochronous data flowing between an application and a bus structure
US6519268B1 (en) 1996-03-07 2003-02-11 Sony Corporation Asynchronous data pipe for automatically managing asynchronous data transfers between an application and a bus structure
US5875310A (en) * 1996-05-24 1999-02-23 International Business Machines Corporation Secondary I/O bus with expanded slot capacity and hot plugging capability
US5872939A (en) * 1996-06-05 1999-02-16 Compaq Computer Corporation Bus arbitration
US6021480A (en) * 1996-06-05 2000-02-01 Compaq Computer Corporation Aligning a memory read request with a cache line boundary when the request is for data beginning at a location in the middle of the cache line
US6108741A (en) * 1996-06-05 2000-08-22 Maclaren; John M. Ordering transactions
US5819053A (en) * 1996-06-05 1998-10-06 Compaq Computer Corporation Computer system bus performance monitoring
US6052513A (en) * 1996-06-05 2000-04-18 Compaq Computer Corporation Multi-threaded bus master
US5872941A (en) * 1996-06-05 1999-02-16 Compaq Computer Corp. Providing data from a bridge to a requesting device while the bridge is receiving the data
US6032271A (en) * 1996-06-05 2000-02-29 Compaq Computer Corporation Method and apparatus for identifying faulty devices in a computer system
US6075929A (en) * 1996-06-05 2000-06-13 Compaq Computer Corporation Prefetching data in response to a read transaction for which the requesting device relinquishes control of the data bus while awaiting data requested in the transaction
US5987539A (en) * 1996-06-05 1999-11-16 Compaq Computer Corporation Method and apparatus for flushing a bridge device read buffer
US5903906A (en) * 1996-06-05 1999-05-11 Compaq Computer Corporation Receiving a write request that allows less than one cache line of data to be written and issuing a subsequent write request that requires at least one cache line of data to be written
US6035362A (en) * 1996-06-05 2000-03-07 Goodrum; Alan L. Storing data associated with one request while continuing to store data associated with a previous request from the same device
US6055590A (en) * 1996-06-05 2000-04-25 Compaq Computer Corporation Bridge circuit comprising independent transaction buffers with control logic adapted to store overflow data in second buffer when transaction size exceeds the first buffer size
US6519555B1 (en) * 1996-09-30 2003-02-11 International Business Machines Corporation Apparatus and method of allowing PCI v1.0 devices to work in PCI v2.0 compliant system
US5774683A (en) * 1996-10-21 1998-06-30 Advanced Micro Devices, Inc. Interconnect bus configured to implement multiple transfer protocols
US5771360A (en) * 1996-10-21 1998-06-23 Advanced Micro Devices, Inc. PCI bus to target integrated circuit interconnect mechanism allowing multiple bus masters and two different protocols on the same bus
US5848252A (en) * 1996-11-05 1998-12-08 Motorola, Inc. Peripheral component interconnect gateway controller
US5832246A (en) * 1996-12-03 1998-11-03 Toshiba America Information Systems, Inc. Virtualization of the ISA bus on PCI with the existence of a PCI to ISA bridge
US5761462A (en) * 1996-12-13 1998-06-02 International Business Machines Corporation Method and system for supporting peripheral component interconnect (PCI) peer-to-peer access across multiple PCI host bridges within a data-processing system
US5761461A (en) * 1996-12-13 1998-06-02 International Business Machines Corporation Method and system for preventing peripheral component interconnect (PCI) peer-to-peer access across multiple PCI host bridges within a data processing system
US5802324A (en) * 1996-12-23 1998-09-01 Compaq Computer Corporation Computer system with PCI repeater between primary bus and second bus
US5838932A (en) * 1996-12-23 1998-11-17 Compaq Computer Corporation Transparent PCI to PCI bridge with dynamic memory and I/O map programming
US5835741A (en) * 1996-12-31 1998-11-10 Compaq Computer Corporation Bus-to-bus bridge in computer system, with fast burst memory range
US6138192A (en) * 1996-12-31 2000-10-24 Compaq Computer Corporation Delivering a request to write or read data before delivering an earlier write request
KR19990011955A (en) * 1997-07-25 1999-02-18 윤종용 PCI bridge
AU2228799A (en) * 1998-01-15 1999-08-02 Ciena Corporation Optical interference filter
US6292844B1 (en) 1998-02-12 2001-09-18 Sony Corporation Media storage device with embedded data filter for dynamically processing data during read and write operations
US6065087A (en) * 1998-05-21 2000-05-16 Hewlett-Packard Company Architecture for a high-performance network/bus multiplexer interconnecting a network and a bus that transport data using multiple protocols
US5991900A (en) * 1998-06-15 1999-11-23 Sun Microsystems, Inc. Bus controller
US6119191A (en) * 1998-09-01 2000-09-12 International Business Machines Corporation Performing PCI access cycles through PCI bridge hub routing
US6567881B1 (en) 1998-09-11 2003-05-20 Tundra Semiconductor Corporation Method and apparatus for bridging a digital signal processor to a PCI bus
US6167471A (en) 1998-10-14 2000-12-26 Sony Corporation Method of and apparatus for dispatching a processing element to a program location based on channel number of received data
US6502157B1 (en) 1999-03-24 2002-12-31 International Business Machines Corporation Method and system for perfetching data in a bridge system
US6425023B1 (en) 1999-03-24 2002-07-23 International Business Machines Corporation Method and system for gathering and buffering sequential data for a transaction comprising multiple data access requests
US6286074B1 (en) 1999-03-24 2001-09-04 International Business Machines Corporation Method and system for reading prefetched data across a bridge system
US6449678B1 (en) 1999-03-24 2002-09-10 International Business Machines Corporation Method and system for multiple read/write transactions across a bridge system
WO2000065781A1 (en) 1999-04-23 2000-11-02 Sony Electronics Inc. Method of and apparatus for implementing and sending an asynchronous control mechanism packet
US6247069B1 (en) 1999-05-12 2001-06-12 Sony Corporation Automatically configuring storage array including a plurality of media storage devices for storing and providing data within a network of devices
US6859846B2 (en) 1999-05-12 2005-02-22 Sony Corporation Method of distributed recording whereby the need to transition to a second recording device from a first recording device is broadcast by the first recording device
US6721859B1 (en) 1999-10-21 2004-04-13 Sony Corporation Multi-protocol media storage device implementing protocols optimized for storing and retrieving both asynchronous and isochronous data
US6523108B1 (en) 1999-11-23 2003-02-18 Sony Corporation Method of and apparatus for extracting a string of bits from a binary bit string and depositing a string of bits onto a binary bit string
US7002928B1 (en) 2000-06-21 2006-02-21 Sony Corporation IEEE 1394-based protocol repeater
US7720821B1 (en) 2000-06-30 2010-05-18 Sony Corporation Method of and apparatus for writing and reading time sensitive data within a storage device
US6993022B1 (en) 2000-07-06 2006-01-31 Sony Corporation Method of and apparatus for directly mapping communications through a router between nodes on different buses within a network of buses
US6904475B1 (en) 2000-11-06 2005-06-07 Sony Corporation Programmable first-in first-out (FIFO) memory buffer for concurrent data stream handling
US7542474B2 (en) * 2001-02-26 2009-06-02 Sony Corporation Method of and apparatus for providing isochronous services over switched ethernet including a home network wall plate having a combined IEEE 1394 and ethernet modified hub
US7124292B2 (en) * 2001-05-21 2006-10-17 Sony Corporation Automatically configuring storage array including a plurality of media storage devices for storing and providing data within a network of devices
US6885451B2 (en) 2002-03-09 2005-04-26 Kimberly-Clark Worldwide, Inc. Infrared detection of composite article components
US6927857B2 (en) 2002-03-09 2005-08-09 Kimberly-Clark Worldwide, Inc. Process for the detection of marked components of a composite article using infrared blockers
US6888143B2 (en) 2002-03-09 2005-05-03 Kimberly-Clark Worldwide, Inc. Apparatus and method for inspecting pre-fastened articles
US6919965B2 (en) 2002-03-09 2005-07-19 Kimberly-Clark Worldwide, Inc. Apparatus and method for making and inspecting pre-fastened articles
US6900450B2 (en) 2002-03-09 2005-05-31 Kimberly-Clark Worldwide, Inc. Method and apparatus for inferring item position based on multiple data
US7123765B2 (en) 2002-07-31 2006-10-17 Kimberly-Clark Worldwide, Inc. Apparatus and method for inspecting articles
EP1445705A1 (en) * 2003-02-04 2004-08-11 Thomson Licensing S.A. Signal processing system
US7444546B2 (en) * 2003-04-17 2008-10-28 Arm Limited On-board diagnostic circuit for an integrated circuit
US20060136650A1 (en) * 2004-12-16 2006-06-22 Jyh-Hwang Wang Data-read and write method of bridge interface
CN100367222C (en) * 2004-12-24 2008-02-06 联想(北京)有限公司 System and method for evaluating control card for printer
KR100694095B1 (en) * 2005-03-05 2007-03-12 삼성전자주식회사 The method and apparatus for bus connection
US9026744B2 (en) 2005-03-23 2015-05-05 Qualcomm Incorporated Enforcing strongly-ordered requests in a weakly-ordered processing
US7917676B2 (en) * 2006-03-10 2011-03-29 Qualcomm, Incorporated Efficient execution of memory barrier bus commands with order constrained memory accesses
EP2972922A1 (en) * 2013-03-14 2016-01-20 Intel Corporation Generic method to build virtual pci device and virtual mmio device
CN111813726B (en) * 2020-07-10 2023-03-07 中科芯集成电路有限公司 Method for converting control signal from high-speed bus to low-speed bus
TWI775436B (en) * 2021-05-17 2022-08-21 新唐科技股份有限公司 Bus system

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4864496A (en) * 1987-09-04 1989-09-05 Digital Equipment Corporation Bus adapter module for interconnecting busses in a multibus computer system
US5341495A (en) * 1991-10-04 1994-08-23 Bull Hn Information Systems, Inc. Bus controller having state machine for translating commands and controlling accesses from system bus to synchronous bus having different bus protocols
US5522050A (en) * 1993-05-28 1996-05-28 International Business Machines Corporation Bus-to-bus bridge for a multiple bus information handling system that optimizes data transfers between a system bus and a peripheral bus
US5455915A (en) * 1993-12-16 1995-10-03 Intel Corporation Computer system with bridge circuitry having input/output multiplexers and third direct unidirectional path for data transfer between buses operating at different rates
US5519872A (en) * 1993-12-30 1996-05-21 Intel Corporation Fast address latch with automatic address incrementing
US5535341A (en) * 1994-02-24 1996-07-09 Intel Corporation Apparatus and method for determining the status of data buffers in a bridge between two buses during a flush operation
US5533204A (en) * 1994-04-18 1996-07-02 Compaq Computer Corporation Split transaction protocol for the peripheral component interconnect bus
US5548730A (en) * 1994-09-20 1996-08-20 Intel Corporation Intelligent bus bridge for input/output subsystems in a computer system

Similar Documents

Publication Publication Date Title
RU97112632A (en) COMPUTER SYSTEM HAVING A BUS INTERFACE
RU2140667C1 (en) Computer system with bus interface
EP0780774B1 (en) Logical address bus architecture for multiple processor systems
JP2991046B2 (en) Master-slave communication method
JPH07200446A (en) Data switching device
EP0312575A1 (en) High performance low pin count bus interface.
US4827471A (en) Method for bus access for data transmission through a multiprocessor bus
US7032061B2 (en) Multimaster bus system
KR920008605A (en) Minimum contention processor and system bus system
SU1508220A1 (en) Device for interfacing microcomputer trunk line with peripherals trunk line
JPS59171237A (en) Data transfer system
SU1654829A1 (en) Memory control device
JP2000020458A (en) Bus control circuit and control method therefor
JP3093052B2 (en) Cable misconnection compensation circuit
JPH08180027A (en) Arbitration circuit
JP2677657B2 (en) Bus control method
JP3768581B2 (en) Plant control device
SU1603384A2 (en) Subscriber to common trunk interface
KR100250474B1 (en) Global control unit of crossbar routing switch and method of the same
SU913382A1 (en) Device for priority connection of information source to common main line
KR930005478Y1 (en) Bus request circuit of daisy-chain
JPH02126356A (en) Bus control system
JPH04117585A (en) Microcomuter
KR970068241A (en) Design of Bus Occupancy Control Method Using Modified Round Robin Method
JPH04123145A (en) Microcomputer