RU1837350C - Object control device - Google Patents

Description

The invention relates to the field of information transfer in automated control systems for industrial process units and (intended for calling objects, including sensors in process control systems, with a significant number of them located in different directions and groups on fairly large areas.

The purpose of the invention is to increase the speed of the device by serial-parallel signal transmission.

In Fig. 1, a schematic diagram of the inventive device is shown, in Fig. 2 is a control point (PU), in Fig. 3 is a point for selecting controlled points (CPS),

Jh

g. 4 - controlled point (KP).

The inventive device (Fig. 1) consists of a control point 1, selection points of controlled points 2, interconnected by a communication line consisting of three code buses 3, 4, 5, zero bus 6, synchronization 7, gearbox 8 .. .22, each of which is connected to one of the call buses KP 23 ... 36 with VKP 2 and four buses 3, 4, 5, 6 - with control unit 1. Each bus consists of one core, cable or one wire.

The control unit of the control unit 1 includes a control key block 37, an encoder 38, a pulse shaper 39, a protection block 40, a start block 41, a distributor 42, a linear block 43, a power supply 44, with outputs +, О, - (on the control panel and on VKP).

00

to

XJ GO SL O

The selection point KP 2 consists of linear blocks 45, phase locking and synchronization 46, the distributor 47, the decoder of the first package 48, the decoder of the second package 49, the memory of the first package 50, the memory of the second package 51, the decoders select KP 52, which has 64 block outputs food 44.

At the control point (PU) 1 (FIG. 2), the control key block 37 consists of the control keys of objects 53 ... 63 having two fixed positions, signaling in the first position (initial) that the object is not working, but second, that the object is currently being called or called and working with it, start-up circuit diodes 62 ... 70, resistors in the protection circuit 71 ... 79, negative polarity bus 80, protection bus 81, start bus 82.

Encoder 38 consists of diodes of groups 83 ... 87, diodes in groups 88 ... 93, isolation diodes 94, .. 107, buses of the first package 108, 109, 110, buses of the second package 111, 112, 113, buses of the third parcels 114, 115, 116, bus group 117.

Pulse generator 39 includes buses 108 ... 116, bus of the first clock cycle 118 bus of the second clock cycle 119, bus of the third clock cycle 120, inhibit bus 121, elements And 122 ... 130, bus of the first package 131, bus of the second package 132, bus third premise 133.

The protection unit 40 consists of a divider on two resistors 134 and 135, a Schmitt trigger 136, an LED 137, a limiting resistor 138.

The start-up unit 41 consists of a start-up pulse shaper 139, which has two outputs and includes a single-vibrator, the output of which is output directly and through an inverter, a clock generator 140 and a key amplifier 141, which is slow to open.

The distributor 42 consists of a conversion circuit on two triggers 142 and 143 with a diode array 144 at the output.

The linear unit consists of three amplifiers with a direct input 145, 146, 147 and three amplifiers with an inverse input 148, 149, 150 operating in a key mode.

At the selection point KP 2 (Fig. 3), the linear block 45 consists of amplifiers with a direct input 151, 152, 153 and three amplifiers, with an inverse input 154, 155, 156 operating in a key mode. The common phase and synchronization unit 46 includes a driver with a direct input 157 and a driver with an inverse input 158, the inputs of which are connected to each other and to the synchronization bus 7.

Distributor unit 47 consists of a conversion circuit on two triggers 159 and 160 and an diode matrix 161 at the output, an amplifier key 162, four clock buses - the first 163, the second 164, the third 165, and the fourth 166.

The first package decoder includes the first 167, second 168, third 169 unit buses (1) and first 170, second 171, third

0 172 bus zero (O), the first clock bus 163 and the elements And 173 ... 180.

The second package decoder includes the first 167, second 168, third 169 unit buses (1) and first 170, second 171, third

5 172, buses of zeros (O), second clock bus 164 and elements And 181 ... 188.

The memory block of the first package 50 consists of its memory triggers 180 ... 196 and the fourth clock bus 166, which serves for their

0 reset.

The memory block of the second package 51 consists of its memory triggers 197 ... 204 and the fourth clock bus, which serves to reset them to their initial state.

5 KP 52 selection decoder consists of buses of the first package 205 ... 212, tires of the second package 213 ... 220, buses of the third cycle 165, matching circuits with amplifier keys at the output 221 ... 232.

0 Each controlled point 8 ... 22 (Fig. 1) consists of (Fig. 4) direct 233, 234, 235 and inverse 236, 237, 238 amplifiers operating in key mode, bus units (1) 239, 240 241 and zero tires (O)

5 242, 243, 244, KP 245 buses, AND elements with amplifiers 246 ... 253 operating in key mode, relays 254 ... 261, power supply 262. Moreover, it should be noted that relays are an integral part of the decoder and in

0 time - KP output elements. Relays are made on reed switches. The decoder also includes its buses 239.,. 245 and AND elements with keys 246 ... 253,

Each object is assigned a number

5 as a binary number that corresponds to the code of its signal. The objects are arranged in order of increasing numbers and are divided into groups of eight in each. The signal code consists of 9 bits of a binary number, the first (senior) three of which transmit the first message, the second three - the second, and the last (junior) - the third message. For all objects in the group, the values of the numbers transmitted by the first two messages will be the same. So, for the first group they will be 000000, for the second group 000001, for the third - 000010, etc., i.e., one less than the group number. In the encoder, only one is recorded on the parcel buses. Therefore, when transmitting the first

the object to the tires of the first, second, and third in order: the negative potential is supplied to the bus, and the last - it is supplied to all ten tires of the three parcels.

In order to reduce the number of diodes in the encoder 38 in groups for which more than one unit is used when transmitting the first two packages, the bus of their group with the corresponding diodes should be installed, which is done in the proposed device. For example, for the last group it is set (Fig. 2) the bus of this group 117, connected to each start key of each of the objects of this group by diodes 83 ... 87 and diodes 88 ... 93, respectively, with the buses of the first and second packages 1C8 ... 113. Thanks to such a decision in code 38, to transmit signals of this group of objects, it is necessary 3 times less flk odes than without the bus of group 117 and the indicated diodes. In other groups, for which the group buses are installed in the encoder 38, diodes are also saved and this is significant

simplified encoder 38,

The device operates as follows. When it starts, the key of the corresponding object (53 ... 61) is put in the second paragraph (Fig. 2). Let it be the key ate the same object. If the device uses (it is used, as shown in our figure 2, three code buses, each in the form of one core is white, and three parcels in one call signal, that the device will have 512 different signals. If for each the object was used in two signals - one to turn on the object and the other to turn it off, the device's capacity will be 256 objects.

But often the device is used to call sensors, for which they usually only need one signal, since information from it is transmitted only at the time of the call. In this case, the capacity of the device will be 512 objects, and the called | object is 512th (Code 111,111.111). So, the BifM key is the key to call this object to the second position, shorting it with contact 61. The negative polarity current from bus 80 passes through th to the last input of the encoder

31

D1

D |

, through the diode 70 to the start bus 82, and through the resistor 79 to the protection bus 81.

In the encoder 38, from the last input, the current of negative polarity enters through the yards 105, 106, 107 respectively on the bus i 114, 115, 116 of the third package, and through the yud 87 to the bus of the group 1.17, and from it through the yards of the group 88 , .. 93 respectively on the bus- (108, 109, 110 of the first package, buses 111, 2, 113 of the second package.

From the bus lines of the encoder 38, the negative-ie potentials are fed to the bus of the signal driver 39, for which the same names are stored.

From the start bus 82, a negative polarity current is supplied to the start pulse generator 139 of the start block and clock pulses 41. It provides a positive polarity pulse to the synchronization bus 7 of the communication channel, and the other polarity to the amplifier with a delay of 141.

0 operating in the key mode, and to the input of the first trigger of the transfer circuit 142, which operates and transfers the distributor from the fourth state to the first, as a result of which the clock generator 140, C amplifier opens

141 negative impulse with delay

issued on the synchronization bus 7 channel

communication. From the first output of the diode array 144

0 of the distributor 42 via the bus 118, a negative potential is supplied to the third inputs of the elements I / I 122, 123, 124, to the first inputs of which a negative potential is supplied through the buses of the first package 108, 109, 110,

5 since we are calling the last object.

From the call key, the negative potential enters through the resistor 79 via bus 81 to the divider of the protection unit 40, consisting of resistors 134, 135 and connected

0 by its midpoint with the input of the Schmitt trigger 136. In this case, the potential at the input of the latter will be insufficient for its operation and it will remain in its original state. Negative potential with

5 of the first Schmitt output 136 will be fed via bus 121 to the second inputs of the matching circuits 122 ... 130 of the signal conditioning unit 39, preparing them for operation. But only elements 122 are triggered,

0 123, 124, since negative potentials were applied to all three of their inputs. The signals from these matching circuits are fed to the inputs of the amplifiers 145, 146, 147 of the linear block 43, and from their outputs, respectively

5 coded bus lines 3, 4, 5.

If there is not one call key, but several in the second position, then the potential at the input of the Schmitt trigger 136 will be sufficient for it to work, it

0, the prohibition of AND elements 122 ... 130 in the signal generation unit 39 will also work on the bus 121, which is equivalent to the prohibition of signal transmission. At the same time, LED 137 will light, signaling the 5 number of call keys that are in the second position. When all the keys except the key of the called object are returned to the initial state of the Schmitt trigger, 136 returns to the initial state and the LED turns off and the device starts to transmit the corresponding signal, since the negative potential appears on the bus 121.

At the second clock, the dispenser 42 switches to the second position. On the bus

118 the negative potential disappears, and it appears on the 119 bus. The elements And 112, 123, 124 and amplifiers 145 are closed.

146,147, the And elements 125, 126, 127 are opened, since when the last object is called on the buses 111,112, 113, the negative potentials and on the buses 119 and 121 are the same. Amplifiers 145, 146, 147 are opened and the chips of the second package are respectively sent to the bus lines 3, 4, 5 of the communication line.

At the third clock, the dispenser 42 switches to the third position. On the bus

119 the negative potential disappears, the matching circuits 125, 126, 127 are closed - s, the amplifiers 145, 146, 147 are also closed. The signals of the second package cease to be received on the buses 3, 4, 5 of the communication channel. The negative potential arrives on the bus 120. Elements And 128, 129, 130 are opened, because when the last object is called on the buses of the third package 114, 115, 116, negative potentials. The same potentials on buses 120 and 121. Amplifiers 145, 146, 147 and the chip signals of the third package are opened, respectively, on the bus lines 3, 4, 5.

At the fourth clock, the dispenser 42 switches to the fourth position. On the bus 120, the negative potential disappears, the matching circuits 128, 129, 130 are closed, and the amplifiers 145, 146 are closed.

147. The signals of the third package cease to be received on the buses 3, 4, 5 of the communication channel. The negative potential from the fourth output of the diode array 144 is received

to the input of the pulse generator 140 and locks it. The transmission of the call signal of the last object from control point 1 ends.

At the point of selection of controlled points 2 (Fig. 1), a positive pulse received via the synchronization bus 7 of the communication channel is supplied to the generator 158 of the synchronization and common mode block 46 and converted to a reset pulse, which is supplied to the trigger of the transfer circuit 159, 160 of the distributor 47 and sets them to fourth position, if for any reason they have not been established earlier in this position. Then, a negative pulse arrives via the synchronization bus 7 of the communication channel to the input of the pulse former 157 of block 46, which is converted into a first clock pulse, and then

is applied to the input of relay 159 and the distributor is set to the first position. A negative potential is issued from the first output of the diode array to the bus of the first clock 163. On the code buses 3, 4, 5, the elementary signals of the first package are sent to the inputs of the amplifiers of the linear block 45. When the last object is called, a negative polarity current is supplied through all three buses. The amplifiers 151, 152, 153 of the linear block 45 are opened, from which the negative potential is applied to the buses of the first package 167, 168, 169 of the decoder of the first package 48. The element And 180 is triggered, since four potentials will receive negative potentials and give a pulse to the input a memory flip-flop 196 of the memory block of the first package 50, which switches as a result, and then gives a negative potential to the corresponding bus (to the bus 212) of the first package of the decoder KP 52.

When the next negative pulse arrives from PU1 via bus 7 of the communication channel, it enters the former 157, where it is converted into a second clock pulse and fed to the input of the transfer circuit 159, 160. The distributor 47 switches to the second position. A negative potential appears at the second output of the diode array 161, and from it enters the bus of the second package 164.

When the second package arrives, the negative polarity current is transmitted through the encoding buses 3.4, 5 of the communication channel, which is supplied to the amplifiers of the line unit 45. Amplifiers 151, 152, 153 are opened, from the output of which a negative potential is applied to the buses of the second package 170. 171, 172, and from them respectively to the inputs of the AND elements of the decoder of the second package 49. The AND element 188 is triggered because a negative potential is applied to all four of its inputs and gives a pulse to the input of the memory trigger 204 of the memory block of the second package 51. It works and ydaet negative potential on line 220 of the second decoder 52 sending KP.

A negative pulse arrives on bus 7 of the communication channel with PU1. It arrives at the out-of-phase and synchronization flea driver 157 46, which is activated and generates a third clock pulse at the input of the trigger 159 of the distributor 47. The latter switches to the third position, as a result of which the negative potential appears at the third output of the diode array 161, and from it on bus 165 and disappears from the second exit.

The matching circuit with the amplifier key at the output 232 is opened, since all three of its inputs receive a negative potential. From the output of this circuit, a positive polarity current amplified by its amplifier via bus 36 is issued to the last 64th KP 22. To this KP (Fig. 4) on the third clock cycle from P71, when the last object is called, a negative polarity current flows across all three code buses 3, 4, 5. It

mustache

amplified by mixtures 233, 234, 235 and

BY

ne not;

This signal is appropriately supplied to the KP 239, 240, 242 code buses. Positive polarity is supplied to bus 245 from bus 36, and from it to the first outputs of relay windings 25 Y..261. The negative potential OTf is supplied to all three inputs of the coincidence circuit of the amplifier at the output 253, it opens and passes it to the second output of the relay coil of the ice object 261. It operates and turns on its contacts in the circuits of the after-object.

On the synchronization bus 7 of the communication channel (fu g.2), a fourth clock pulse is received from PU1. Distributor 47 returns to its original (fourth) position. The negative potential disappears from the bus 165. From the fourth output of the diode array 161, a negative polarity current is supplied through the amplifier 162 to the reset bus 166, by which all the failed memory triggers of the first 50 and second 51 parcels are returned to the original (first) state. As a result of this, the negative potential on the respective buses of the called KP selection encoder KP 52 disappears, the And element of the first KP 232 is closed. The call; from the object and the reception of information from it (does not apply to the last application) is terminated. The device returns to its original state. Further, until the next call object, clock pulses with PU 1 are not

NA

wa ps

: stupid.

When calling the first object of the last Ki | (code 111.111.000) the call of the CP is carried out in the manner described above, not on the first two clock strokes, but on the third clock. With PU1 (Fig. 2), ps lines of negative polarity are supplied to the buses 3, 4, 5 of the communication line, since the bus lines of the third package 114, 115, 116 do not give a negative potential. In this case, the I-122 ... 130 elements are closed on the third step and the positive potentials enter the inputs of the amplifier keys V 5 ... 150 of the linear output block, as a result of which the amplifiers 148, 149, 150 open, with a few positive polarity is supplied respectively to the bus lines 3, 4, 5 of the communication line.

At KP 33 (FIG. 1), the positive polarity current from buses 3,4,5 of the communication line is supplied to the inputs of amplifiers 233 ... 238 (FIG. 4), amplifiers 236, 237, 238 open and output

negative potentials on the buses 242, 243, 244. The And element of the first object 246 opens and the relay of the first object 254 is opened and the negative polarity current is supplied to the second output of its winding from the And 246 element, and to the first - positive from the 245 bus, since the last CP was called.

When calling the first object (the first object of the first CP), we put the first key 53 (Fig. 2) into the second position. None of the encoder buses 108 .., 116 have a negative potential, since the object code is 000.000.000. Negative current polarity on buses 81 and 82. Triggered

0, a start driver 139, which sends a positive pulse on bus 7 to the driver 158 to the VKP 2 and a negative (first clock) signal to the input of the distributor 42, bringing it to the first position5, as a result of which the clock generator is unlocked. Since during all three first clock cycles none of the matching schemes 122 ... 130 will be open, then on VKP and KP at each cycle on buses

0 3, 4, 5 communication channels, respectively, current pulses of positive polarity are sent.

At the BCP, each package is received by amplifiers 154, 155, 156 and issued to

5 buses of the decoder of the first package 48 and the second package 49, respectively, as a result of which the element And 173 of the first package is first triggered, the output signal of which transfers the trigger 189 to the second state

0 of the memory block 50, and then the element And 181 of the second package is triggered, the signal from the output of which triggers the trigger 197 of the memory of the second package 51 to the second position. From these triggers, the negative potential is supplied to the buses 205 and 213 of the CP selection decoder. At the third step, the call coincidence circuit of the first object 221 is triggered, since all three of its inputs receive negative potentials. On the call bus KP 23 (Fig. 1), KP 8 receives a current of positive polarity. KP schemes (Fig. 4) differ only in the KP sampling bus connected to the 245 bus. For the first KP 8 it will be a bus

5 23, and for the last 36. On buses 3, 4, 5, the CP receives the elementary signals of the third package (Fig. 4), as a result of this, amplifiers 236, 237, 238 are opened, since they are received from the buses of communication line 3 at their input , 4, 5 received a current of positive polarity, and

provides negative polarity current to buses 242, 243, 244. The AND element of the first object 246 is opened, as a result of which a negative polarity current is supplied to the second terminal of the winding of the first relay 254, to the first terminal of which it is supplied from the bus 245. The first relay is activated and switches its contacts for the purpose of the first object.

Similarly, any other object is called.

An advantage of the device in comparison with the prototype is that its functionality has been significantly expanded by increasing the quality of various signals in it, which can be transmitted over the communication channel for a given number of transmissions without reducing the reliability of the transmission.

When sending a parcel, all code wires (wires) of the communication line are used immediately, and all elementary signals of the parcel are pulses, there are no pauses among them, which increases its noise immunity, since the probability of replacing one elementary signal in the parcel with another is less likely than suppressing it by interference,

The device has a fairly simple circuit with a large number of signals in it. The device has security to prevent multiple objects from being called simultaneously.

Claims (7)

1. A device for controlling objects, comprising a control key block, a pulse shaper, a distributor, an encoder, a linear block, a first output of a switch distributor for the first input of a pulse shaper, the first outputs of a control key block connected to the corresponding inputs of the encoder, a linear output block is connected to the communication line, at the point of selection of the item under control, a linear block, the input of which is connected to the communication line, the output of the linear block is connected to the first input of the first and second decoders links, memory registers of the first and second packages, the first inputs of which are connected to the outputs of the respective decoders of the first and second packages, a distributor, the first and second outputs of which are connected to the second inputs of the decoders of the first and second packages Accordingly, characterized in that, for the purpose to increase the speed of the device by means of serial-parallel transmission of signals, a protection unit is introduced into it at the control point and a start block, the input of the protection block is connected to the second output of the control key block, the third output of which is connected to the first input of the start block, the output of the protection block is connected to the second input of the pulse former, the third input of which is connected to the output of the encoder, the second output of the distributor is connected to the second input the trigger unit, the output of the pulse former is connected to the input of the linear block, the second output of the trigger unit is connected to the communication line, at the point of selection of the controlled item - the phase locking and synchronization unit and the decoder you ora of the control object, the first and second inputs of which are connected to the outputs of the memory registers of the first and second packages, respectively, the outputs - with the inputs of the corresponding control objects, the input of the phase-locking and synchronization unit is combined with the input of the linear block, the output is connected to the input of the distributor, the third and fourth output which are connected to the second inputs of the memory registers of the first and second packages, respectively. 2. The device according to claim 1, with the proviso that the control key block comprises control keys, diodes, a start bus, a protection bus and protection resistors, the second terminals of the control switch contacts are connected via a diode to the bus start, through protection resistors - to the protection bus, directly - to the corresponding inputs of the encoder. 3. Devices according to claim 1, with the proviso that the protection unit contains a Schmitt trigger; an LED, a limiting resistor, a divider, the first output of which is connected to the inhibit bus, the second to the positive terminal of the power supply, the input of the Schmitt trigger is connected to the third output of the divider, the first output of the Schmitt trigger is connected via the LED to the limit resistor, and the second to the inhibit bus. 4. The device according to claim 1, characterized in that the pulse shaper comprises an inhibit bus, which is the first input of the pulse shaper, and three groups of elements And, the first inputs of the elements And of the first group are inputs of the first group of the pulse shaper, second inputs the And elements of the first group are the first input of the pulse former, the third inputs of the And elements of the first group are the second input of the pulse driver, the first inputs of the And elements of the second group are inputs of the second group of the pulse former second inputs of elements And second groups are the first input of the pulse shaper, the third inputs of the elements And the second group are the third input of the pulse shaper, the first inputs of the elements of the third group are inputs of the third group of the pulse shaper, the second inputs of elements And the third group are the first input of the pulse shaper, the third inputs of AND elements of the third group are the fourth input of the pulse former. 5. The device according to claim 1, with the proviso that the trigger unit contains a clock pulse generator, a start pulse generator and an amplifier, the input of the pulse generator is the first input of the side , the output of the clock pulse generator is combined with the direct output of the start pulse generator, connected to the amplifier input; l is the first output of the block, the input of the start pulse generator is the second input of the block, the inverse output of the start pulse generator is combined with the output of the amplifier and there is a second output block and. 6. Device pop. 1, characterized in that the linear block contains the first, second and third amplifiers with direct output and the fourth, fifth and sixth amplifiers with inverse input and output IOM, combined inputs of the first and fourth amplifiers are the first input of the linear block, the second input of which is the combined inputs of the second and fifth amplifiers, the third input; ohm - the combined inputs of the third and sixth amplifiers, combined, the outputs of the first and fourth amplifiers are the first output of the linear block, the second output of which is the combined the outputs of the second and fifth amplifiers, the combined outputs of the third and sixth amplifiers are the third output of the line block, 7. The device according to claim 1, wherein the decoder for selecting a control object comprises a distributor, amplifiers, AND elements, memory units, triggers and code buses of the first and second groups; connected to the outputs of the triggers of the memory blocks, the bus of the third package, connected to the third output of the diode array of the distributor, three-input elements And with amplifiers at the outputs, respectively connected by the first inputs to the code buses of the first group, the second to the code buses of the second group, the third to the buses of the third package, and the outputs to the call buses of the corresponding control objects. 8, The device according to claim 1. It is noteworthy that the encoder contains the first to fifth group of diodes and resistors, the first terminals of which are combined with the zero potential bus, the second terminals of the resistors are connected to the anodes of the corresponding diodes of the first, second, and third groups and are the outputs of the encoder, the cathodes of the diodes of the first group are the first inputs of the encoder, the cathodes of the diodes of the second group are combined and connected to the code bus, the cathodes of the odd diodes of the third group are connected to the code bus through the corresponding diodes of the fourth group, the combined cathodes of the diodes the fifth group are the encoder input and are connected to the code bus through the last diode of the fourth group., the cathodes of even diodes are combined with the cathodes of the corresponding diodes of the fourth group and are the second inputs of the encoder. Fm g fcj