RU1829096C - Rectification and control device - Google Patents

Abstract

The device contains primary windings (2-4) of the transformer (1), current sensors (5 and 6), triacs (7-10), secondary windings

Description

With

WITH

The invention relates to electrical engineering and can be used in power supply systems in a buffer with battery dc consumers.

The purpose of the invention is to improve the quality of the input and output voltages.

In FIG. 1 shows a diagram of the proposed device.

The presented device comprises a solder transformer I (1), a simistor block II, a triac switching control unit III, an IV- triac switching pulse shaper, primary windings 2-4 of transformer 1 connected at one end via current sensors 5 and 6 to the network terminals , triacs 7 and 8. included between the tap of windings 2 and 3 and tap of the windings 3 and 4, respectively, triacs 9 and 10 connected between the second ends of windings 3 and 4 and the second ends of windings 2 and 3, respectively, secondary

windings 11 connected to a star and connected by ends to a three-phase rectifier 12, voltage sensor 13, the outputs of which are connected to the inputs of inverters 14 and 15 of the triac switching pulse generator, trigger 16, the first input of which is connected to the output of inverter 14, the second input to the output of the inverter 15, and the output is connected to the input 1 of the shift register 17, the input 2 of which is connected to the output of the inverter 18, element 2I-NOT 19, the input 1 of which is connected to the output of the inverter 15, input 2 to the output of the inverter 14, and the output is connected via input 2 elements 2I-NOT 20, input T to otorogo connected to the output 3 of the counter 21. and the output is connected to the input of the inverter 18.

The device also contains a synchronizer 22, the inputs 2 and 1 of which are connected to the network terminals of the device, and the output is connected to the input of the counter 21, a multiplexer

00

ho oh oh

ON

23, the inputs of which 1 to 8 are connected to the outputs 1 to 8, respectively, of the shift register 17, and the inputs 9-11 are connected to the outputs 1-3, respectively of the counter 21, the sensor for monitoring the connection of the triacs 24.1-3 the inputs of which are connected to the triacs 7 and 8, and 4 and 5 inputs - to triacs 9 and 10, element ZI-NOT 25, input 1 of which is connected to output 2 of flip-flop 26, input 2 - to output 3 of sensor 24, input 3 - to output of multiplexer 23, and the output is connected to input 1 of trigger 27, element 2I-NOT 28, input 1 of which is connected to the output of inverter 29, input 2 to the output of sensor 6, and the output is connected to input 2 triggers 27, element ZI-NOT 30, triac switching control unit, input 1 of which is connected to output 2 of trigger 27, input 2 to output 2 of sensor 24, input 3 to output of inverter 29, and output is connected to input 1 of trigger 26, element 2I-NOT 31, input 1 of which is connected to the output of multiplexer 23, input 2 - to the output of sensor 6, and the output is connected to input 2 of trigger 26, element ZI-NOT 32, input 1 of which is connected to output 2 of trigger 33, input 2 - to the output 4 of the sensor 24, input 3 to the output of the multiplexer 23, and the output is connected to input 1 of the trigger 34, element 2I-NOT 35, input 1 of which is connected to the output of the inverter 29, input 2 is connected to the output of the sensor 5, and the output is connected to input 2 of the trigger 34, element ZI-NOT 36, input 1 of which is connected to output 2 of the trigger 34, input 2 to output 1 of the sensor 24 , input 3 - to the output of inverter 29, and the output is connected to input 1 of the trigger. 33, element 2I-NOT 37, the input 1 of which is connected to the output of the multiplexer 23, the input 2 is connected to the output of the sensor 5, and the output is connected to the input 2 of the trigger 33, the outputs 1 of the triggers 34, 27, 26, and 33 are connected to the control transitions of these a hundred at 7-10, respectively.

The following common functional blocks were used in the device diagram: 5, 6 - current sensors (3); 13 - voltage relay sensor (4); 22 - synchronizer (5); 24 - sensor monitoring the status of triacs (6),

Figure 2 shows the timing diagrams of the voltages on the circuit elements.

The device operates as follows.

The primary winding of the transformer 1 (Fig. 1) is made with tap. The complete primary windings 2-4 can be connected to the star through triacs 8 and 10, parts of the windings can be connected to the star through triacs 7 and 8. By switching the pair of triacs, the transformation coefficient can be changed, and therefore the output voltage.

In the proposed device, the output voltage is stabilized, the switching frequency of the pairs of triacs being constant, and depending on the load current, the ratio of the duration of the transformer operation on the tap and the complete windings changes.

After the device is turned on, the output voltage is controlled by the voltage sensor 13, which has two operation thresholds corresponding to the highest and lowest permissible voltage. With an increase in the load current, the output voltage decreases, when the lower threshold of the sensor 13 at its output 1 is equal a signal of a logical unit appears (Fig. 2a). This signal, inverted by element 14, is fed to input 1 of trigger 16 and through the element

19- to the input of 2 elements 20.

At output 2 of trigger 16, a logic zero signal appears (Fig. 2c).

Synchronizer 22 generates a sequence of network frequency pulses from the input alternating voltage, which are fed to the input of double counter 21. The signal of the logical unit from output 3 of the counter is fed to input 1 of the element

20i allows the voltage sensor signal to pass through inverter 18 to input 2 of shift register 17 (Fig. 2). The reverse shift register has eight bits and is controlled as follows: if there is a logic zero signal at the input

1, at the edges of the signal at input 2, the logic units of the register bits are filled in, starting with the lowest, with the exception of the signal of a logical unit at input 1, at the edges of the signal at the input

2, filling in the logical zeros of the bits of the register, starting from the most significant bit,

Logic zero signal is input to register I from the output 2 of trigger 16. On the edge of the signal from the output of inverter 18, the register writes the logical unit to the low order, thereby increasing the number of units in the bits. The status of the register bits is displayed by the signals at its outputs 1 through 8, which are connected to the inputs 1 through B of the multiplexer 23. The multiplexer connects to its output all eight of its inputs in series in accordance with the binary signals received from its inputs 9- 11 e of outputs 1-3 of counter 21. In this way, time-based information is recorded in the register 17 (Fig. 2e).

If the load current has dropped and the voltage at the output of the device has exceeded the upper threshold of the sensor 13, the signal from its output 2 through the inverter 15 is fed to the input 2 of the trigger 16, and also through the element 19 to the input of the element 20. The trigger 16 is transferred and gives to the input 1 register 17 signal of a logical unit (Fig.26). At the same time, on the edge of the signal at input 2, the register writes a logical zero to the high order bit, thereby decreasing the number of units of bits and correspondingly decreasing the pulse duration of the logical unit at the output of multiplexer 23 (Fig. 2e).

The logical unit signal at the output of the multiplexer 23 is a command to turn on the pair of triacs 7 and 8, the logic zero signal is to turn on the pair of triacs 9 and 10. Thus, the ratio between the duration of operation of the transformer on the full windings and on the tap is changed (Fig. 2g, h). and, consequently, the voltage at the output of the rectifier.

The switching signal driver circuits are the same for all four triacs based on RS triggers with logic elements at the input. When controlling triacs, two conditions are fulfilled: the removal of control pulses (which corresponds to switching off) must occur during a pause of the current in the phase in which this triac is switched on; The triac must be turned on only after disconnecting and restoring the locking ability of the triac previously operating with the same winding, which prevents the occurrence of a short-circuited transformer winding.

Let the triac 9 be turned on in the initial state, which corresponds to the signal of a logical unit at the output 1 of trigger 26 (Fig. Ze.). The current sensor G generates a sequence of pulses (Fig), corresponding to pauses in the current phase of the network. These pulses are fed to the inputs of 2 elements 28 and 31. When a command is received to connect a triac at the output of the multiplexer, a signal of a logical unit appears (Fig. 3Sv), which is fed to input I of element 31, the output of which is a logic zero signal. The trigger 26 is flipped and a logic zero signal appears at its output 1. Triac 9 remains on to the point of natural switching, and then turns off (Fig. 3c).

From output 2 of trigger 2 (3, the signal of a logical unit goes to input 1 of element 25. To input 2 of which a signal from output 3 of the state monitoring sensor 24

(fig.zh), indicating the restoration of the locking properties of the triac 9. To 1 input 3 of the element 25 receives a signal of a logical unit from the multiplexer 23. If there are 5 signals of a logical unit at all inputs, element 25 gives a signal to transfer the trigger 27, at the output of 1 of which a signal of a logical unit appears (Fig. 3c), which enables switching on of the 10 symbol 8 (Fig. 3c).

Reverse switching of triacs is carried out in the presence of a signal of a logical unit at the output of inverter 29 (Fig. Zg), which is input to element 1

15 28. If there is a signal of a logical unit at the output of the current sensor 6, which is input to element 2 of element 28, the latter generates a signal to transfer the trigger 27 (Fig. Zd), Triac 8 is turned off (Fig. Zi).

0S from the inverse output of trigger 27, a logical unit signal is supplied to input 1 of element 30. If there are enable signals from the output of inverter 29 and output 2 of the sensor for monitoring the status of triacs 24

5 (Fig. 3c), the other two inputs of element 30, it throws a trigger 26, at the output 1 of which a signal of a logical unit appears (Fig. 3e). allowing the inclusion of triac 9 (Fig.ZK).

0 Switching another pair of triacs

(7 and 10) is carried out similarly in accordance with the signals coming from the current sensor 5, outputs 4 and 1 of the sensor 24, outputs of the multiplexer 23 and inverter 29

5 monitoring the status of triacs.

Formula ts a Rectifier-control device comprising a transformer with soldering, a block of triacs with a block for controlling the latter, a pulse shaper, a rectifier and a voltage sensor, characterized in that that, in order to increase

5 the quality of the input and output voltages, two current sensors, a synchronizer, a sensor for monitoring the status of triacs are additionally introduced, and the block of triacs consists of two pairs in series

0 connected triacs, the first of which is connected to the primary primary connections. a transformer coil, a second one with ends of the primary windings, each triac connected to the corresponding input of the six5 input sensor for monitoring the status of the triacs, and the control electrodes of each triac connected to the first outputs of the four RS-triggers of the triac switching control unit.

the inputs of each of which are connected respectively to the outputs of the first and second AND-NOT elements forming four pairs of elements, the first input of the first AND-element of each odd pair is connected to the corresponding second output of an even RS-trigger, and the first input of the first AND-NOT element of each an even pair is connected to the corresponding second output of an odd RS-flip-flop, the second inputs of the first NAND element of each of the four pairs are connected to the corresponding outputs of the sensor for monitoring the status of triacs, the third inputs of the first elements are odd pairs, the first inputs of the second elements of even pairs are combined and connected to the output of the multiplexer of the triac switching pulse former, and the third inputs of the first elements of even pairs and the first inputs of the second elements of odd pairs are connected and connected through the first inverter to the input of the multiplexer of the switching transistor, the second inputs of the second elements of the first and second. pairs are connected to the output of the first current sensor included in the third phase of the supply network, the third and fourth pairs to the output of the second sensor As the current is included in the first phase of the network, the secondary windings of the transformer connected in a star are connected to a rectifier, to the output of which a voltage sensor is connected, the outputs of which are connected to the input of the second and third inverters of the triac switching pulse generator, the outputs of the inverters are connected to the RS inputs -trigger of the triac switching pulse generator, the RS-trigger output is connected to the first input of the register, eight outputs of which are connected to eight inputs of the multiplexer, the ninth, tenth and eleventh in whose moves are connected to the outputs of the sensor, the input of which is connected to the synchronizer connected to the phases of the supply network, the eleventh input of the multiplexer is also connected to the first input of the first element of the AND driver, switching the triacs, the second input of which through the second element AND is NOT connected to the outputs second and third inverters, and the output through the fourth inverter is connected to the second input of the register.

U

P

- SHNShNM / VHW

FIG. 2

i Iy

U 24-:

iiiiiiiiimimnimnm

-iiminnn

and,

U.

LA /

Fi g. 3

Editor

Compiled by G. Screamer

Tehred M. Morgenthal Corrector L. Livrints

AND)

B) 61

P 0) EI F)

lirillllmilllllll