PL4148563T3 - Systemy, aparaty i sposoby dla połączonego mnożenia-dodawania - Google Patents

Systemy, aparaty i sposoby dla połączonego mnożenia-dodawania

Info

Publication number
PL4148563T3
PL4148563T3 PL22203441.5T PL22203441T PL4148563T3 PL 4148563 T3 PL4148563 T3 PL 4148563T3 PL 22203441 T PL22203441 T PL 22203441T PL 4148563 T3 PL4148563 T3 PL 4148563T3
Authority
PL
Poland
Prior art keywords
apparatuses
systems
methods
fused multiply
multiply add
Prior art date
Application number
PL22203441.5T
Other languages
English (en)
Inventor
Robert Valentine
Galina RYVCHIN
Piotr MAJCHER
Mark J. Charney
Elmoustapha OULD-AHMED-VALL
Jesus Corbal
Milind B. Girkar
Zeev Sperber
Simon Rubanovich
Amit Gradstein
Original Assignee
Intel Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corporation filed Critical Intel Corporation
Publication of PL4148563T3 publication Critical patent/PL4148563T3/pl

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G06F9/30014—Arithmetic instructions with variable precision
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30018—Bit or string instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30105—Register structure
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3818—Decoding for concurrent execution

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
  • Complex Calculations (AREA)
PL22203441.5T 2016-10-20 2016-10-20 Systemy, aparaty i sposoby dla połączonego mnożenia-dodawania PL4148563T3 (pl)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
PCT/US2016/057991 WO2018075052A1 (en) 2016-10-20 2016-10-20 Systems, apparatuses, and methods for fused multiply add
EP22203441.5A EP4148563B1 (en) 2016-10-20 2016-10-20 Systems, apparatuses, and methods for fused multiply add

Publications (1)

Publication Number Publication Date
PL4148563T3 true PL4148563T3 (pl) 2025-10-20

Family

ID=62019029

Family Applications (1)

Application Number Title Priority Date Filing Date
PL22203441.5T PL4148563T3 (pl) 2016-10-20 2016-10-20 Systemy, aparaty i sposoby dla połączonego mnożenia-dodawania

Country Status (6)

Country Link
US (8) US11169802B2 (pl)
EP (8) EP3989062A1 (pl)
CN (5) CN116009814A (pl)
PL (1) PL4148563T3 (pl)
TW (4) TWI860642B (pl)
WO (1) WO2018075052A1 (pl)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
PL4148563T3 (pl) 2016-10-20 2025-10-20 Intel Corporation Systemy, aparaty i sposoby dla połączonego mnożenia-dodawania
US10483981B2 (en) * 2016-12-30 2019-11-19 Microsoft Technology Licensing, Llc Highspeed/low power symbol compare
KR20240093932A (ko) * 2017-05-19 2024-06-24 모비디어스 리미티드 콘볼루션 효율을 개선하기 위한 방법들, 시스템들, 및 장치
US10802826B2 (en) * 2017-09-29 2020-10-13 Intel Corporation Apparatus and method for performing dual signed and unsigned multiplication of packed data elements
US10514924B2 (en) 2017-09-29 2019-12-24 Intel Corporation Apparatus and method for performing dual signed and unsigned multiplication of packed data elements
US11256504B2 (en) 2017-09-29 2022-02-22 Intel Corporation Apparatus and method for complex by complex conjugate multiplication
US10534838B2 (en) 2017-09-29 2020-01-14 Intel Corporation Bit matrix multiplication
US11409525B2 (en) 2018-01-24 2022-08-09 Intel Corporation Apparatus and method for vector multiply and accumulate of packed words
US11366663B2 (en) * 2018-11-09 2022-06-21 Intel Corporation Systems and methods for performing 16-bit floating-point vector dot product instructions
US11403097B2 (en) 2019-06-26 2022-08-02 Intel Corporation Systems and methods to skip inconsequential matrix operations
US12189987B2 (en) 2019-09-23 2025-01-07 SK Hynix Inc. Processing-in-memory (PIM) devices
KR20210034999A (ko) * 2019-09-23 2021-03-31 에스케이하이닉스 주식회사 Aim 장치 및 aim 장치에서의 곱셈-누산 연산 방법
US12081237B2 (en) 2019-09-23 2024-09-03 SK Hynix Inc. Processing-in-memory (PIM) devices
CN112434256B (zh) * 2020-12-03 2022-09-13 海光信息技术股份有限公司 矩阵乘法器和处理器
US20230136291A1 (en) * 2021-10-29 2023-05-04 Intel Corporation Zero extended 52-bit integer fused multiply add and subtract instructions
US20240004662A1 (en) * 2022-07-02 2024-01-04 Intel Corporation Instructions and support for horizontal reductions
US12045612B2 (en) 2022-09-12 2024-07-23 International Business Machines Corporation Special-purpose digital-compute hardware for efficient element-wise aggregation, scaling and offset

Family Cites Families (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2289354B (en) * 1994-05-03 1997-08-27 Advanced Risc Mach Ltd Multiple instruction set mapping
US5784305A (en) * 1995-05-01 1998-07-21 Nec Corporation Multiply-adder unit
US5953241A (en) * 1995-08-16 1999-09-14 Microunity Engeering Systems, Inc. Multiplier array processing system with enhanced utilization at lower precision for group multiply and sum instruction
US7395298B2 (en) * 1995-08-31 2008-07-01 Intel Corporation Method and apparatus for performing multiply-add operations on packed data
US6385634B1 (en) 1995-08-31 2002-05-07 Intel Corporation Method for performing multiply-add operations on packed data
US5862067A (en) * 1995-12-29 1999-01-19 Intel Corporation Method and apparatus for providing high numerical accuracy with packed multiply-add or multiply-subtract operations
US5880984A (en) 1997-01-13 1999-03-09 International Business Machines Corporation Method and apparatus for performing high-precision multiply-add calculations using independent multiply and add instruments
US6014684A (en) * 1997-03-24 2000-01-11 Intel Corporation Method and apparatus for performing N bit by 2*N-1 bit signed multiplication
US20030061464A1 (en) * 2001-06-01 2003-03-27 Catherwood Michael I. Digital signal controller instruction set and architecture
US7430578B2 (en) * 2001-10-29 2008-09-30 Intel Corporation Method and apparatus for performing multiply-add operations on packed byte data
US6944747B2 (en) * 2002-12-09 2005-09-13 Gemtech Systems, Llc Apparatus and method for matrix data processing
FR2853425B1 (fr) * 2003-04-07 2006-01-13 Atmel Corp Sequence de multiplication efficace pour operandes a grands nombres entiers plus larges que le materiel multiplicateur
KR101005718B1 (ko) * 2003-05-09 2011-01-10 샌드브리지 테크놀로지스, 인코포레이티드 포화와 함께 또는 포화 없이 다중 오퍼랜드들의 누산을 위한 프로세서 감소 유닛
US9465611B2 (en) * 2003-10-02 2016-10-11 Broadcom Corporation Processor execution unit with configurable SIMD functional blocks for complex number operations
GB2409062C (en) * 2003-12-09 2007-12-11 Advanced Risc Mach Ltd Aliasing data processing registers
JP4571903B2 (ja) * 2005-12-02 2010-10-27 富士通株式会社 演算処理装置，情報処理装置，及び演算処理方法
US8122078B2 (en) * 2006-10-06 2012-02-21 Calos Fund, LLC Processor with enhanced combined-arithmetic capability
US20080252652A1 (en) * 2007-04-13 2008-10-16 Guofang Jiao Programmable graphics processing element
TW200910779A (en) 2007-08-31 2009-03-01 Univ Nat Taipei Technology Fast calculation method for characteristic value of software-based wireless decoder
US8316071B2 (en) * 2009-05-27 2012-11-20 Advanced Micro Devices, Inc. Arithmetic processing unit that performs multiply and multiply-add operations with saturation and method therefor
US9104510B1 (en) * 2009-07-21 2015-08-11 Audience, Inc. Multi-function floating point unit
US8458442B2 (en) * 2009-08-26 2013-06-04 International Business Machines Corporation Method and structure of using SIMD vector architectures to implement matrix multiplication
US8990282B2 (en) * 2009-09-21 2015-03-24 Arm Limited Apparatus and method for performing fused multiply add floating point operation
US9003170B2 (en) * 2009-12-22 2015-04-07 Intel Corporation Bit range isolation instructions, methods, and apparatus
CN101751244B (zh) 2010-01-04 2013-05-08 清华大学 微处理器
GB2478731B (en) 2010-03-15 2013-08-21 Advanced Risc Mach Ltd Operand size control
US9448765B2 (en) * 2011-12-28 2016-09-20 Intel Corporation Floating point scaling processors, methods, systems, and instructions
EP2798457B1 (en) * 2011-12-29 2019-03-06 Intel Corporation Dot product processors, methods, systems, and instructions
EP2798464B8 (en) * 2011-12-30 2019-12-11 Intel Corporation Packed rotate processors, methods, systems, and instructions
US9355068B2 (en) * 2012-06-29 2016-05-31 Intel Corporation Vector multiplication with operand base system conversion and re-conversion
US10095516B2 (en) * 2012-06-29 2018-10-09 Intel Corporation Vector multiplication with accumulation in large register space
US9665368B2 (en) * 2012-09-28 2017-05-30 Intel Corporation Systems, apparatuses, and methods for performing conflict detection and broadcasting contents of a register to data element positions of another register
US20140281418A1 (en) * 2013-03-14 2014-09-18 Shihjong J. Kuo Multiple Data Element-To-Multiple Data Element Comparison Processors, Methods, Systems, and Instructions
US9626184B2 (en) * 2013-06-28 2017-04-18 Intel Corporation Processors, methods, systems, and instructions to transcode variable length code points of unicode characters
US9395990B2 (en) * 2013-06-28 2016-07-19 Intel Corporation Mode dependent partial width load to wider register processors, methods, and systems
US9417843B2 (en) * 2013-08-20 2016-08-16 Apple Inc. Extended multiply
CN106030510A (zh) * 2014-03-26 2016-10-12 英特尔公司 三源操作数浮点加法处理器、方法、系统和指令
US20150277904A1 (en) * 2014-03-28 2015-10-01 Roger Espasa Method and apparatus for performing a plurality of multiplication operations
US9766888B2 (en) * 2014-03-28 2017-09-19 Intel Corporation Processor instruction to store indexes of source data elements in positions representing a sorted order of the source data elements
US10001995B2 (en) * 2015-06-02 2018-06-19 Intel Corporation Packed data alignment plus compute instructions, processors, methods, and systems
US11023231B2 (en) * 2016-10-01 2021-06-01 Intel Corporation Systems and methods for executing a fused multiply-add instruction for complex numbers
PL4148563T3 (pl) 2016-10-20 2025-10-20 Intel Corporation Systemy, aparaty i sposoby dla połączonego mnożenia-dodawania
US10146535B2 (en) * 2016-10-20 2018-12-04 Intel Corporatoin Systems, apparatuses, and methods for chained fused multiply add
US10489063B2 (en) * 2016-12-19 2019-11-26 Intel Corporation Memory-to-memory instructions to accelerate sparse-matrix by dense-vector and sparse-vector by dense-vector multiplication
US12124847B2 (en) * 2017-03-20 2024-10-22 Intel Corporation Systems, methods, and apparatuses for tile transpose
US11409525B2 (en) * 2018-01-24 2022-08-09 Intel Corporation Apparatus and method for vector multiply and accumulate of packed words
US11768681B2 (en) * 2018-01-24 2023-09-26 Intel Corporation Apparatus and method for vector multiply and accumulate of packed bytes

Also Published As

Publication number Publication date
EP4148563A1 (en) 2023-03-15
TW202326409A (zh) 2023-07-01
US20230048998A1 (en) 2023-02-16
TW201823973A (zh) 2018-07-01
TWI761367B (zh) 2022-04-21
CN109716290A (zh) 2019-05-03
EP4418136A2 (en) 2024-08-21
US12124846B2 (en) 2024-10-22
US11526354B2 (en) 2022-12-13
TWI841041B (zh) 2024-05-01
CN109716290B (zh) 2023-12-19
US20250004763A1 (en) 2025-01-02
CN115480730A (zh) 2022-12-16
TWI800118B (zh) 2023-04-21
WO2018075052A1 (en) 2018-04-26
US20210406011A1 (en) 2021-12-30
EP3989062A1 (en) 2022-04-27
EP3529695A4 (en) 2020-07-15
EP3971710A1 (en) 2022-03-23
US20230418602A1 (en) 2023-12-28
EP3971711A1 (en) 2022-03-23
US11507369B2 (en) 2022-11-22
US11169802B2 (en) 2021-11-09
US11782709B2 (en) 2023-10-10
US20220012057A1 (en) 2022-01-13
EP4418136A3 (en) 2024-11-20
CN119847604A (zh) 2025-04-18
EP3529695A1 (en) 2019-08-28
TWI860642B (zh) 2024-11-01
CN113885833B (zh) 2025-05-13
CN113885833A (zh) 2022-01-04
EP4198718A1 (en) 2023-06-21
US20200026515A1 (en) 2020-01-23
EP4148563B1 (en) 2025-06-18
TW202217603A (zh) 2022-05-01
US11544058B2 (en) 2023-01-03
US11526353B2 (en) 2022-12-13
EP3971709A1 (en) 2022-03-23
CN116009814A (zh) 2023-04-25
EP3529695B1 (en) 2023-10-11
EP3971710B1 (en) 2024-11-06
TW202311986A (zh) 2023-03-16
US20220012056A1 (en) 2022-01-13
US20220050678A1 (en) 2022-02-17

Similar Documents

Publication Publication Date Title
PL4148563T3 (pl) Systemy, aparaty i sposoby dla połączonego mnożenia-dodawania
GB2561682B (en) Collaborative design systems, apparatuses, and methods
ZA201801608B (en) Methods and systems for csi-rs port selection for csi-reporting
GB2546016B (en) Apparatuses, systems and methods for three-dimensional printing
ZA201608349B (en) Systems and methods for communication
GB2547155B (en) Formation characteristics determination apparatus, methods, and systems
IL246597A0 (en) Systems Spectrometric Methods and Applications
PL3812900T3 (pl) Systemy, sposoby i aparaty do obliczania heterogenicznego
GB201514116D0 (en) Cartridge,method and system
EP3160220A4 (en) Agronomic system, methods and apparatuses
GB2540062B (en) Systems, apparatuses and methods for communication flow modification
SG11201707096WA (en) Systems and methods for order pairing
PT3259386T (pt) Sistemas e métodos para desempenho de imunoensaios
GB2541567B (en) Pressurizing masks, systems and methods
SG11201912231VA (en) Systems and methods for blockchain-dependent operation sets
EP3230132A4 (en) Smartkey apparatuses, methods and systems
IL252430A0 (en) Antibodies, uses and methods
HUE041722T2 (hu) Üzemanyag-semlegesítõ összeállítások, eljárások és berendezések
SG11201701117VA (en) Method and system for determining relationship between users
SG11201709757VA (en) Methods, systems, and apparatuses for inspecting goods
GB201707258D0 (en) Systems and methods for secure online communication
GB201811710D0 (en) Systems and methods for remanufacturing selective catalytic recuction systems
GB201513132D0 (en) Support systems, apparatus and methods
GB201803792D0 (en) Distillation systems, apparatus and methods
GB201516337D0 (en) Entity location systems, methods and devices