PL402220A1 - Switch for an extensive system of measurement and control - Google Patents

Switch for an extensive system of measurement and control

Info

Publication number
PL402220A1
PL402220A1 PL402220A PL40222012A PL402220A1 PL 402220 A1 PL402220 A1 PL 402220A1 PL 402220 A PL402220 A PL 402220A PL 40222012 A PL40222012 A PL 40222012A PL 402220 A1 PL402220 A1 PL 402220A1
Authority
PL
Poland
Prior art keywords
input
block
output
decision block
switch
Prior art date
Application number
PL402220A
Other languages
Polish (pl)
Other versions
PL223146B1 (en
Inventor
Jerzy Nabielec
Andrzej Wetula
Original Assignee
Akademia Górniczo-Hutnicza im. Stanislawa Staszica w Krakowie
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Akademia Górniczo-Hutnicza im. Stanislawa Staszica w Krakowie filed Critical Akademia Górniczo-Hutnicza im. Stanislawa Staszica w Krakowie
Priority to PL402220A priority Critical patent/PL223146B1/en
Publication of PL402220A1 publication Critical patent/PL402220A1/en
Priority to EP13198244.9A priority patent/EP2747316A3/en
Priority to US14/133,682 priority patent/US9356720B2/en
Publication of PL223146B1 publication Critical patent/PL223146B1/en

Links

Landscapes

  • Data Exchanges In Wide-Area Networks (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

Przelacznik charakteryzuje sie tym, ze ma blok wejsciowy (I_B), blok decyzyjny (D_B) i blok wyjsciowy (O_B), przy czym blok wejsciowy (I_B), ma wejscie toru przesylu danych z wezla wyzszego poziomu (In_ M), co najmniej dwa wyjscia torów przesylu danych do wezlów nizszego poziomu (Out_S(1...N)) oraz polaczenie z wejsciem przesuwnego rejestru odbioru (SRR) i wejsciem detektora (DS) w bloku decyzyjnym. W bloku decyzyjnym wyjscie detektora (DS) polaczone jest z wejsciem zespolu zegarów (T). Pomiedzy przesuwnym rejestrem odbioru (SRR) i zespolem zegarów (T) wykonane jest polaczenie traktem wieloliniowym. Blok wyjsciowy (O_B) stanowi uklad wybierajacy komutowany, który sterowany jest przez zespól zegarów (T) z bloku decyzyjnego i ma wyjscie toru przesylu danych do wezla wyzszego poziomu (Out_M) oraz wejscia torów przesylu danych z wezlów nizszego poziomu (In_S(1...N)).The switch is characterized by having an input block (I_B), a decision block (D_B) and an output block (O_B), where the input block (I_B) has a higher-level node (In_ M), at least two data track output to lower level nodes (Out_S (1 ... N)) and connection to the shift receive register (SRR) input and detector (DS) input in the decision block. In the decision block, the detector output (DS) is connected to the cluster input (T). A multiline connection is made between the shift reception register (SRR) and the clock assembly (T). The output block (O_B) is a switched circuit that is controlled by a set of clocks (T) from the decision block and has a data path output to a higher level node (Out_M) and a data path input from lower levels (In_S (1 .. .N)).

PL402220A 2012-12-24 2012-12-24 Switch for an extensive system of measurement and control PL223146B1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
PL402220A PL223146B1 (en) 2012-12-24 2012-12-24 Switch for an extensive system of measurement and control
EP13198244.9A EP2747316A3 (en) 2012-12-24 2013-12-18 A system and a method for synchronization and transmission of information in a distributed measurement and control system
US14/133,682 US9356720B2 (en) 2012-12-24 2013-12-19 System and a method for synchronization and transmission of information in a distributed measurement and control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PL402220A PL223146B1 (en) 2012-12-24 2012-12-24 Switch for an extensive system of measurement and control

Publications (2)

Publication Number Publication Date
PL402220A1 true PL402220A1 (en) 2013-09-16
PL223146B1 PL223146B1 (en) 2016-10-31

Family

ID=49156222

Family Applications (1)

Application Number Title Priority Date Filing Date
PL402220A PL223146B1 (en) 2012-12-24 2012-12-24 Switch for an extensive system of measurement and control

Country Status (1)

Country Link
PL (1) PL223146B1 (en)

Also Published As

Publication number Publication date
PL223146B1 (en) 2016-10-31

Similar Documents

Publication Publication Date Title
DE602005013565D1 (en) TWO BIT A / D CONVERTERS WITH OFFSET ERRORS, IMPROVED LIGHT ACTUATOR SUPPRESSION AND THRESHOLD SENSITIVITY
SG10201806103WA (en) Memory device for efficiently determining whether to perform re-training operation and memory system including the same
EP2127081A4 (en) Clock mode determination in a memory system
IN2012DE01073A (en)
MX349250B (en) Wireless transmission synchronization using a power line signal.
WO2012117291A3 (en) Fully digital chaotic differential equation-based systems and methods
NZ735955A (en) Systems for selecting a time reference
EP3480956A3 (en) Network architectures for boundary-less hierarchical interconnects
PH12017502159A1 (en) Frequency divider, phase-locked loop, transceiver, radio station and method of frequency dividing
GB201209121D0 (en) Apparatus and method for synchronising signals
GB2574986A8 (en) Switching in an audio system with multiple playback paths
Al-Alem et al. Clock jitter correction circuit for high speed clock signals using delay units a nd time selection window
ATE449462T1 (en) FREQUENCY DIVIDER CIRCUITS
GB2547609A (en) Synchronizing downhole subs
ATE532267T1 (en) DELAY CONTROL LOOP
CN104579295A (en) Clock dynamic switching circuit and method
PL402220A1 (en) Switch for an extensive system of measurement and control
WO2008095974A3 (en) A clock circuit
IN2014DE02511A (en)
MX2014011819A (en) Programmable slew rate phase locked loop.
TW200744322A (en) Phase-frequency detector capable of reducing dead-zone range
PL401522A1 (en) Meta-stability intervals generator
TW200720932A (en) Memory controller and method thereof
ATE549796T1 (en) CIRCUIT FOR ERROR-FREE SWITCHING BETWEEN CLOCK SIGNALS
PL401523A1 (en) Meta-stability intervals generator