NZ550480A - Modified computer architecture with coordinated objects - Google Patents

Modified computer architecture with coordinated objects

Info

Publication number
NZ550480A
NZ550480A NZ550480A NZ55048005A NZ550480A NZ 550480 A NZ550480 A NZ 550480A NZ 550480 A NZ550480 A NZ 550480A NZ 55048005 A NZ55048005 A NZ 55048005A NZ 550480 A NZ550480 A NZ 550480A
Authority
NZ
New Zealand
Prior art keywords
computers
application program
computer
constant
index
Prior art date
Application number
NZ550480A
Other languages
English (en)
Inventor
John Matthew Holt
Original Assignee
Waratek Pty Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from AU2004902146A external-priority patent/AU2004902146A0/en
Application filed by Waratek Pty Ltd filed Critical Waratek Pty Ltd
Publication of NZ550480A publication Critical patent/NZ550480A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
NZ550480A 2004-04-22 2005-04-22 Modified computer architecture with coordinated objects NZ550480A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
AU2004902146A AU2004902146A0 (en) 2004-04-22 Modified Computer Architecture
PCT/AU2005/000580 WO2005103926A1 (fr) 2004-04-22 2005-04-22 Architecture d'ordinateur modifiee avec objets coordonnes

Publications (1)

Publication Number Publication Date
NZ550480A true NZ550480A (en) 2010-02-26

Family

ID=35197170

Family Applications (1)

Application Number Title Priority Date Filing Date
NZ550480A NZ550480A (en) 2004-04-22 2005-04-22 Modified computer architecture with coordinated objects

Country Status (12)

Country Link
EP (5) EP1763771A4 (fr)
JP (4) JP2007534066A (fr)
KR (1) KR101209023B1 (fr)
CN (2) CN1965308B (fr)
BR (1) BRPI0508929A (fr)
CA (1) CA2563900C (fr)
EA (1) EA009926B1 (fr)
IL (1) IL178527A (fr)
MX (1) MXPA06012209A (fr)
NZ (1) NZ550480A (fr)
WO (5) WO2005103924A1 (fr)
ZA (1) ZA200608766B (fr)

Families Citing this family (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7849452B2 (en) 2004-04-23 2010-12-07 Waratek Pty Ltd. Modification of computer applications at load time for distributed execution
US20060253844A1 (en) 2005-04-21 2006-11-09 Holt John M Computer architecture and method of operation for multi-computer distributed processing with initialization of objects
US7707179B2 (en) 2004-04-23 2010-04-27 Waratek Pty Limited Multiple computer architecture with synchronization
US7844665B2 (en) 2004-04-23 2010-11-30 Waratek Pty Ltd. Modified computer architecture having coordinated deletion of corresponding replicated memory locations among plural computers
WO2007041764A1 (fr) * 2005-10-10 2007-04-19 Waratek Pty Limited Systeme a ordinateurs multiples resistant aux defaillances et procede associe
EP1934774A4 (fr) * 2005-10-10 2009-04-15 Waratek Pty Ltd Architecture de machine modifiee a mise a jour partielle de la memoire
WO2007041761A1 (fr) * 2005-10-10 2007-04-19 Waratek Pty Limited Architecture de machine modifiee a redondance de machines
WO2007041760A1 (fr) * 2005-10-10 2007-04-19 Waratek Pty Limited Architecture de machine modifiee a synchronisation amelioree
AU2006301908B2 (en) * 2005-10-10 2011-09-15 Waratek Pty Limited Modified machine architecture with machine redundancy
AU2006301911B2 (en) * 2005-10-10 2010-12-23 Waratek Pty Limited Failure resistant multiple computer system and method
WO2007041763A1 (fr) 2005-10-10 2007-04-19 Waratek Pty Limited Syseme a ordinateurs multiples a nettoyage ameliore de la memoire
WO2007041765A1 (fr) * 2005-10-10 2007-04-19 Waratek Pty Limited Replication de graphiques d'objets
CN101288062B (zh) * 2005-10-17 2012-03-21 瓦拉泰克有限公司 开销减少的多机器体系结构
US7849369B2 (en) 2005-10-25 2010-12-07 Waratek Pty Ltd. Failure resistant multiple computer system and method
US7761670B2 (en) 2005-10-25 2010-07-20 Waratek Pty Limited Modified machine architecture with advanced synchronization
US7958322B2 (en) 2005-10-25 2011-06-07 Waratek Pty Ltd Multiple machine architecture with overhead reduction
US7581069B2 (en) 2005-10-25 2009-08-25 Waratek Pty Ltd. Multiple computer system with enhanced memory clean up
US8015236B2 (en) 2005-10-25 2011-09-06 Waratek Pty. Ltd. Replication of objects having non-primitive fields, especially addresses
US7660960B2 (en) * 2005-10-25 2010-02-09 Waratek Pty, Ltd. Modified machine architecture with partial memory updating
WO2008040083A1 (fr) * 2006-10-05 2008-04-10 Waratek Pty Limited Addition d'un ou de plusieurs ordinateurs à un système à ordinateurs multiples
US20080155127A1 (en) * 2006-10-05 2008-06-26 Holt John M Multi-path switching networks
US8095616B2 (en) 2006-10-05 2012-01-10 Waratek Pty Ltd. Contention detection
US20080130652A1 (en) * 2006-10-05 2008-06-05 Holt John M Multiple communication networks for multiple computers
WO2008040085A1 (fr) * 2006-10-05 2008-04-10 Waratek Pty Limited Protocole de réseau pour communications de réseau
US7958329B2 (en) 2006-10-05 2011-06-07 Waratek Pty Ltd Hybrid replicated shared memory
US8473564B2 (en) 2006-10-05 2013-06-25 Waratek Pty Ltd. Contention detection and resolution
US20080140801A1 (en) * 2006-10-05 2008-06-12 Holt John M Multiple computer system with dual mode redundancy architecture
US20080133869A1 (en) * 2006-10-05 2008-06-05 Holt John M Redundant multiple computer architecture
US20080151902A1 (en) * 2006-10-05 2008-06-26 Holt John M Multiple network connections for multiple computers
US20080126506A1 (en) * 2006-10-05 2008-05-29 Holt John M Multiple computer system with redundancy architecture
US20080126503A1 (en) * 2006-10-05 2008-05-29 Holt John M Contention resolution with echo cancellation
US20080126322A1 (en) * 2006-10-05 2008-05-29 Holt John M Synchronization with partial memory replication
US20080133859A1 (en) * 2006-10-05 2008-06-05 Holt John M Advanced synchronization and contention resolution
US20080140973A1 (en) * 2006-10-05 2008-06-12 Holt John M Contention detection with data consolidation
US20080133862A1 (en) * 2006-10-05 2008-06-05 Holt John M Contention detection with modified message format
US20080114962A1 (en) * 2006-10-05 2008-05-15 Holt John M Silent memory reclamation
WO2008040073A1 (fr) * 2006-10-05 2008-04-10 Waratek Pty Limited Résolution de contention avec réinitialisation de compteur
US20100054254A1 (en) 2006-10-05 2010-03-04 Holt John M Asynchronous data transmission
US20080140858A1 (en) * 2006-10-05 2008-06-12 Holt John M Switch protocol for network communications
WO2008040072A1 (fr) * 2006-10-05 2008-04-10 Waratek Pty Limited Détection de contention avancée
US8316190B2 (en) 2007-04-06 2012-11-20 Waratek Pty. Ltd. Computer architecture and method of operation for multi-computer distributed processing having redundant array of independent systems with replicated memory and code striping
KR101778825B1 (ko) 2010-05-03 2017-09-14 메르크 파텐트 게엠베하 제형물 및 전자 소자
JP5625621B2 (ja) 2010-08-25 2014-11-19 富士通株式会社 検出装置、方法、及びプログラム
CN105490908A (zh) * 2014-09-16 2016-04-13 中兴通讯股份有限公司 目标资源占用情况的处理方法及装置
EP3451259A1 (fr) * 2017-09-01 2019-03-06 Unify Patente GmbH & Co. KG Méthode informatisée permettant la réalisation d'une session collaborative en temps réel, plateforme collaborative pour la réalisation en temps réel de sessions de collaboration, et objet collaboratif de type chat-post
CN110069243B (zh) * 2018-10-31 2023-03-03 上海奥陶网络科技有限公司 一种java程序线程优化方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2656543B2 (ja) * 1988-05-26 1997-09-24 東京電力株式会社 ブロードキャストメモリ方式分散コンピュータシステム
JPH02132543A (ja) * 1988-11-12 1990-05-22 Nec Corp 情報処理装置
ATE180586T1 (de) * 1990-11-13 1999-06-15 Ibm Paralleles assoziativprozessor-system
FR2691559B1 (fr) * 1992-05-25 1997-01-03 Cegelec Systeme logiciel a objets repliques exploitant une messagerie dynamique, notamment pour installation de controle/commande a architecture redondante.
GB2297181B (en) 1993-09-24 1997-11-05 Oracle Corp Method and apparatus for data replication
US5960087A (en) * 1996-07-01 1999-09-28 Sun Microsystems, Inc. Distributed garbage collection system and method
US6072953A (en) * 1997-09-30 2000-06-06 International Business Machines Corporation Apparatus and method for dynamically modifying class files during loading for execution
US6324587B1 (en) * 1997-12-23 2001-11-27 Microsoft Corporation Method, computer program product, and data structure for publishing a data object over a store and forward transport
GB2353113B (en) * 1999-08-11 2001-10-10 Sun Microsystems Inc Software fault tolerant computer system
US6662359B1 (en) * 2000-07-20 2003-12-09 International Business Machines Corporation System and method for injecting hooks into Java classes to handle exception and finalization processing
JP2002116917A (ja) * 2000-10-05 2002-04-19 Fujitsu Ltd オブジェクト指向型プログラミング言語によるソース・プログラムをコンパイルするコンパイラ
AU2002232411A1 (en) * 2000-11-28 2002-06-11 Gregory L. Gingerich A method and system for software and hardware multiplicity
WO2003083614A2 (fr) * 2002-03-25 2003-10-09 Eternal Systems, Inc. Replication active, coherente et transparente de programmes d'application a unites d'execution multiples
US20040073828A1 (en) * 2002-08-30 2004-04-15 Vladimir Bronstein Transparent variable state mirroring
US7774750B2 (en) * 2005-07-19 2010-08-10 Microsoft Corporation Common concurrency runtime

Also Published As

Publication number Publication date
ZA200608766B (en) 2008-08-27
EP1763772A1 (fr) 2007-03-21
CN1965308A (zh) 2007-05-16
IL178527A (en) 2011-11-30
EP2341430A1 (fr) 2011-07-06
JP2007534066A (ja) 2007-11-22
IL178527A0 (en) 2007-02-11
CA2563900A1 (fr) 2005-11-03
CN101908001A (zh) 2010-12-08
MXPA06012209A (es) 2007-04-17
WO2005103924A1 (fr) 2005-11-03
BRPI0508929A (pt) 2007-08-14
EP1763771A1 (fr) 2007-03-21
KR101209023B1 (ko) 2012-12-10
EA009926B1 (ru) 2008-04-28
EP1763774A4 (fr) 2008-12-03
JP2007534065A (ja) 2007-11-22
EP1763773A1 (fr) 2007-03-21
WO2005103928A1 (fr) 2005-11-03
CN1965308B (zh) 2010-08-04
CN101908001B (zh) 2014-05-14
EP1763774A1 (fr) 2007-03-21
EP1763772A4 (fr) 2008-12-17
WO2005103926A1 (fr) 2005-11-03
EP1763774B1 (fr) 2012-12-05
WO2005103925A1 (fr) 2005-11-03
EP1763771A4 (fr) 2008-12-17
CA2563900C (fr) 2015-01-06
JP2007534063A (ja) 2007-11-22
EA200601942A1 (ru) 2007-04-27
JP2007534064A (ja) 2007-11-22
KR20070022253A (ko) 2007-02-26
WO2005103927A1 (fr) 2005-11-03
EP1763773A4 (fr) 2008-12-17

Similar Documents

Publication Publication Date Title
CA2563900C (fr) Architecture d'ordinateur modifiee avec objets coordonnes
US7844665B2 (en) Modified computer architecture having coordinated deletion of corresponding replicated memory locations among plural computers
US20060095483A1 (en) Modified computer architecture with finalization of objects
US20060020913A1 (en) Multiple computer architecture with synchronization
US20050262513A1 (en) Modified computer architecture with initialization of objects
US7818296B2 (en) Computer architecture and method of operation for multi-computer distributed processing with synchronization
AU2005236087B2 (en) Modified computer architecture with coordinated objects
AU2005236088B2 (en) Modified computer architecture with finalization of objects
AU2005236086A1 (en) Multiple computer architecture with synchronization
AU2005236085A1 (en) Modified computer architecture with initialization of objects
AU2006238334A1 (en) Modified computer architecture for a computer to operate in a multiple computer system
AU2005236089A1 (en) Multiple computer architecture with replicated memory fields

Legal Events

Date Code Title Description
PSEA Patent sealed
RENW Renewal (renewal fees accepted)
RENW Renewal (renewal fees accepted)
RENW Renewal (renewal fees accepted)

Free format text: PATENT RENEWED FOR 3 YEARS UNTIL 22 APR 2018 BY FRASER OLD + SOHN

Effective date: 20140902

Free format text: PATENT RENEWED FOR 7 YEARS UNTIL 22 APR 2025 BY FRASER OLD + SOHN

Effective date: 20140902

ASS Change of ownership

Owner name: WARATEK LIMITED, AU

Effective date: 20230203