NZ524630A - Phase & envelope generation in an EER system - Google Patents
Phase & envelope generation in an EER systemInfo
- Publication number
- NZ524630A NZ524630A NZ52463003A NZ52463003A NZ524630A NZ 524630 A NZ524630 A NZ 524630A NZ 52463003 A NZ52463003 A NZ 52463003A NZ 52463003 A NZ52463003 A NZ 52463003A NZ 524630 A NZ524630 A NZ 524630A
- Authority
- NZ
- New Zealand
- Prior art keywords
- phase
- signal
- cartesian
- rotated
- information
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
- H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
- H04L27/36—Modulator circuits; Transmitter circuits
- H04L27/366—Arrangements for compensating undesirable properties of the transmission path between the modulator and the demodulator
- H04L27/367—Arrangements for compensating undesirable properties of the transmission path between the modulator and the demodulator using predistortion
- H04L27/368—Arrangements for compensating undesirable properties of the transmission path between the modulator and the demodulator using predistortion adaptive predistortion
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3247—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits using feedback acting on predistortion circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3282—Acting on the phase and the amplitude of the input signal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
- H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
- H04L27/36—Modulator circuits; Transmitter circuits
- H04L27/361—Modulation using a single or unspecified number of carriers, e.g. with separate stages of phase and amplitude modulation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/331—Sigma delta modulation being used in an amplifying circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2201/00—Indexing scheme relating to details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements covered by H03F1/00
- H03F2201/32—Indexing scheme relating to modifications of amplifiers to reduce non-linear distortion
- H03F2201/3233—Adaptive predistortion using lookup table, e.g. memory, RAM, ROM, LUT, to generate the predistortion
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Amplifiers (AREA)
Abstract
Phase and envelope information is generated from a digital Cartesian signal by rotating the signal by matrix multiplication using feedback of approximated phase information to represent incremental changes of phase between subsequent digital samples of the signal, approximating the phase and envelope information using the Cartesian components of the rotated signal and providing the Cartesian signal at a sample rate that is selected to reduce the magnitude of the incremental changes of phase. A digital processing system generates the phase and envelope information from an input Cartesian signal and includes a rotation subsystem that receives a sample of the input Cartesian signal and calculated a rotation of the signal toward a selected Cartesian axis using feedback of phase information generated from a preceding sample of the signal, an approximation subsystem that receives a sample of the rotated input signal from the rotation subsystem and calculates an approximate increment of phase of the signal in relation to the preceding sample of the signal , and an output subsystem that generates the phase information by adding the approximate increment of phase to the feedback phase information and generates the envelope information as the amplitude of the rotated signal along the selected axis.
Description
Please return form by mail to:
Intellectual Property Office New Zealand PO Box 30 687 Lower Hutt New Zealand
You can confirm the details of registered Intellectual Property at www.iponz.govt.nz
IP number/s:
-Office use only-
Current Owner:
Your reference:
Patents Act 1953
Patent No. 5 - Complete Specification
(*) No. ..52.4630
Date:
(a;.. phas>e;..& envelope generation..in..an. eer..system
I (or We), (b)... I! A XT.. E L .E c x R0.N J.C S.. LXM.I.TJ3 D.. ci f.. .558.. U a ir.a Jce i.. R a ad.... Bu jr.n.$.i.d.Q.,.. .C.tur.is.tGhur.c.h.,.. New.. .Z.ealand.
hereby declare the invention, for which I (or we) pray that a patent may be granted to me (or us), and the method by which it is to be performed, to be particularly described in and by the following statement
(c) continue application on page 2
Signature
Date 5 March 2004
Total Fee Paid NZ$ 281.25
Telephone +61 7 3368 22-s-s
Email ftchristi sPdavi ps . rnmaan
Credit card - Please complete Credit card authorisation
Direct Debit - Please provide Customer ID Number
Customer Number
Cheque - Made out the Ministry of Economic Development
Your receipt v a receipt by p st OFFICE- OF HI
you. Please tick this box if you wish to receive
- 8 MAR 200^ RECEIVED
Continued over...
For assistance completing this form please call 0508 4 IPONZ (0508 447 669)
PHASE & ENVELOPE GENERATION IN AN EER SYSTEM
FIELD OF THE INVENTION
This invention relates to generation of phase and envelope information from Cartesian 5 information in a baseband signal, particularly but not only in EER (Envelope Elimination and Restoration) systems with Cartesian feedback.
BACKGROUND TO THE INVENTION
EER systems with Cartesian feedback for use in linearisation of RF transmitters are 10 discussed in WO 01/24356 and WO 02/067445. These systems generally require conversion from Cartesian to polar coordinates and perform the required operations in a digital processing stage. Cartesian feedback is provided to assist linearisation of the RF amplifier, being an increasingly strict requirement of many radio transmitters.
Calculation of the phase information required for polar coordinates involves an arctan 15 operation that can be relatively time consuming in a digital process. It can be carried out by several known techniques such as a look-up-table (LUT) indexed by Cartesian coordinates, or either of the Cahn or CORDIC algorithms. However, the process time required by these techniques often creates undesirable latency and therefore instability, in the feedback loop, and may be relatively complex when implemented in hardware.
SUMMARY OF THE INVENTION
It is an object of the invention to provide an improved technique for generation of phase and envelope information in systems such as EER with Cartesian feedback, or at least to provide an alternative to existing techniques. In general terms, the technique reduces 25 latency that can arise in digital systems when polar coordinates are calculated from Cartesian coordinates.
In one aspect the invention may broadly be said to consist in a method of generating phase and envelope information from a digital Cartesian signal, comprising: rotating the
INTELLECTUAL PROPERTY OFFICE OF N.Z
- 8 MAR 200^ RECEIVED
Cartesian signal to represent incremental changes of phase between subsequent digital samples of the signal, approximating the phase and envelope information using the Cartesian components of the rotated signal, and providing the Cartesian signal at a sample rate that is selected to reduce the magnitude of the incremental changes of phase.
Preferably the Cartesian signal is rotated by matrix multiplication using feedback of the approximated phase information. Preferably the phase information is approximated by determining and adding the incremental change of phase to phase information from which the respective rotation was calculated. Preferably the incremental change of phase is approximated using the in-phase and quadrature components of the rotated signal.
In one embodiment rotation takes place toward a selected Cartesian axis and the incremental change of phase is approximated from the component of the rotated signal along the other Cartesian axis using a look up table. In another embodiment rotation takes place toward a selected Cartesian axis and the incremental change of phase is approximated as the component of the rotated signal along the other Cartesian axis. 15 Preferably the envelope information is approximated as the component of the rotated signal along the selected axis.
Preferably a maximum likely magnitude of the incremental change of phase is calculated to maintain quality of the approximation. Preferably the sample rate is set so that the phase increments between consecutive samples of the Cartesian signal are less than the 20 absolute phase of the signal, and preferably less than 0.1 radian.
In another aspect the invention may be said to consist in a digital processing system for generating phase and envelope information from an input Cartesian signal, comprising: a rotation subsystem that receives a sample of the input Cartesian signal and calculates a rotation of the signal toward a selected Cartesian axis using feedback of phase 25 information generated from a preceding sample of the signal, an approximation subsystem that receives a sample of the rotated input signal from the rotation subsystem and calculates an approximate increment of phase of the signal in relation to the preceding sample of the signal, and an output subsystem that generates the phase information by adding the approximate increment of phase to the feedback phase
3/10
information, and generates the envelope information as the magnitude of the rotated signal along the selected axis.
In one embodiment the approximation subsystem calculates the phase increment from a 2D look-up-table indexed by the in-phase and quadrature components of the rotated input 5 signal. In another embodiment the input signal is rotated towards the in-phase Cartesian axis and the approximation subsystem calculates the phase increment from a ID look-up-table indexed by the quadrature component of the rotated signal. In a further embodiment the input signal is rotated towards the in-phase Cartesian axis and the approximation subsystem calculates the phase increment by approximating a division of the quadrature 10 component by the in-phase component of the rotated input signal. In still another embodiment the input signal is rotated towards the in-phase Cartesian axis and the approximation subsystem uses the quadrature component of the rotated signal as the phase increment.
The phase and envelope information determined by the methods and systems defined 15 above may be used to determine modulation of a power amplifier in an EER system.
Preferably the digital Cartesian signal in either case includes Cartesian feedback from the output of the amplifier. However, the invention may also be used to generate phase and envelope data in a range of other digital systems where such information may be required.
The invention may also be said to consist in any alternative combination of features indicated in this specification. All equivalents of these features are included whether or not explicitly set out.
LIST OF FIGURES
Preferred embodiments of the invention will be described with reference to the accompanying drawings, of which:
Figure 1 shows an EER amplification system with a digital processing stage and Cartesian feedback,
4/10
Figure 2 indicates a process for generating phase and envelope information in the digital processing stage,
Figure 3 is a phase diagram relating to a rotation subsystem in the process of Figure 2,
Figures 4, 5, 6 and 7 indicate variations on the process of Figure 2, and
Figure 8 shows an implementation of the rotation subsystem in Figure 3.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Referring to the drawings it will be appreciated that a transformation from Cartesian to 10 polar coordinates according to the invention can be achieved in various ways for various purposes. The systems of these embodiments are given as examples only. Many features of the systems, such as modulation, RF amplification, digital to analog and analog to digital conversion also come in many forms that will be well known to skilled readers and need not be described in detail.
Figure 1 shows a generalised EER system with Cartesian feedback, and a digital processing stage typically implemented as an FPGA, DSP or ASIC. An input baseband signal having Cartesian in-phase and quadrature components I, Q is received by the processing stage which generates corresponding phase and envelope information in digital form. The envelope signal is used by an amplitude modulator, such as a PWM, 20 delta modulator or sigma-delta modulator, to vary the output magnitude of a power amplifier PA, such as a linear amplifier or a switch-mode power amplifier. The phase signal is used by a phase modulator, such as a quadrature modulator or phase lock loop, that generates a constant phase input to the power amplifier. Output signal S of the amplifier is sampled, demodulated to a pair of Cartesian baseband signals, converted to 25 digital form If, Qf, and fed back to the processing stage.
In Figure 1 the digital stage involves a number of processes in transforming the input signals I, Q from Cartesian to polar coordinates, and in applying Cartesian feedback from the output signal S. A phase shifter rotates the vector formed by If, Qf into alignment with the vector I, Q. The amount of phase shift is generally constant and determined by
/10
delays around the loop, particularly in the ADC and RF blocks. The If, Qf signals contain the distortion at the output of the amplifier, and are subtracted from I, Q to improve linearity of the amplifier output. Low pass filters LPF limit the bandwidth and assist stabilisation of the feedback loop. It will be appreciated that some of these 5 functions such as the phase shift can be performed outside the digital processing stage in some systems.
Figures 2 and 3 indicate a process that may be used in the digital processor of Figure 1 to carry out calculation of the phase and envelope information required for modulation of the amplifier. Digital baseband signals I, Q have polar coordinates En, 0„ that are to be 10 estimated to provide the information. A phase rotation block receives a sample (n) of the signals I, Q and also phase information from an earlier sample (n-1). The block rotates the I, Q vector towards the I coordinate axis by the previous phase estimate 0n.i to an incremental angle 80 and new coordinates I', Q'. It will be appreciated that either the I or Q axis could be used and that phase data usually includes multiples of a full cycle. The 15 sample rate of the digital signal in relation to the rate of change of phase in the information that it contains will determine the size of the phase increment between the samples (n, n-1). The quadrature component Q' is intended to be small. In general the phase increment should be smaller than the absolute magnitude of the phase, and preferably less than 0.1 radians, but will depend on the particular system in operation. 20 The coordinates of the rotated signal are generated as I', Q'.
In Figure 2 the phase and envelope information is calculated by approximation from the rotated vector I1, Q' based on small size of the phase increment 80. The phase calculation typically requires evaluation of arctan(Q'/r) in an approximate form. In this example the approximation involves use of 2-dimensional look-up-table LUT indexed by I', Q', with a 25 reduction in the range of values that would otherwise be required by I, Q. The output of the LUT is 80 which is then added to the previous phase estimate 0n.i in an accumulator. The output of the accumulator serves as the current phase estimate 0n while the I' coordinate output by the phase rotation block serves as the envelope estimate. The current phase estimate is fed back from the output to the input of the accumulator and to 30 the rotation block.
6/10
Figures 4 and 5 show alternative approximations that may be made by the digital processing stage in Figure 1 to generate phase and envelope information. The I' signal may be considered constant and replaced by K, so that no more than a 1 -dimensional LUT is required as in Figure 4. Simulations can be used to determine the optimum value of K. At still higher digital sample rates the Q' value may be sufficient itself as an approximation to 50, given the nature of the arctan function, dispensing with the LUT altogether in Figure 5.
Figures 6 and 7 are further alternative approximations that may be made by the digital processing stage in Figure 1 to generate phase and envelope information. The I1 signal is first quantised to values of 2"m, so that the ratio Q'/T required for the arctan function may be calculated as multiplication by 2m. In this example the MSB of each digital sample is the leftmost bit so multiplication is readily carried out by a shift left operation. The output of the shifter is used to index a 1-dimensional LUT as in Figure 6. A further approximation that may be made at high sample rates, given the nature of arctan, is use of the Q'/F result directly in the accumulator as an estimate of 80, as in Figure 7.
Figure 8 shows an implementation of the phase rotation process indicated in Figures 2 and 3. This block receives the phase estimate 0n-i, and optionally also a fixed phase shift required due to delays in the feedback loop. The block carries out the matrix multiplication indicated below, without the fixed phase shift for simplicity. A LUT is preferably used for the range of sin and cos values, reduced by the symmetry of those functions where appropriate.
'/•(»)"
~cos0„_, sin#fl_,
Q'(n\
-sin 6n_\ cos 6n_,_
Qin)
Phase and envelope information determined by these examples may be used to determine modulation of a power amplifier in an EER system. However, the invention may also be used to generate phase and envelope data in a range of other digital systems where such information may be required.
7/10
Claims (16)
1. A method of generating phase and envelope information from a digital Cartesian signal, comprising: rotating the Cartesian signal to represent incremental changes of phase between 5 subsequent digital samples of the signal, approximating the phase and envelope information using the Cartesian components of the rotated signal, and providing the Cartesian signal at a sample rate that is selected to reduce the magnitude of the incremental changes of phase. 10
2. A method according to claim 1 wherein the Cartesian signal is rotated by matrix multiplication using feedback of the approximated phase information.
3. A method according to claim 1 wherein the phase information is approximated by 15 determining and adding the incremental change of phase to phase information from which the respective rotation was calculated.
4. A method according to claim 3 wherein the incremental change of phase is approximated using the in-phase and quadrature components of the rotated signal. 20
5. A method according to claim 3 wherein rotation takes place toward a selected Cartesian axis and the incremental change of phase is approximated from the component of the rotated signal along the other Cartesian axis using a look up table. 25
6. A method according to claim 3 wherein rotation takes place toward a selected Cartesian axis and the incremental change of phase is approximated as the component of the rotated signal along the other Cartesian axis. 8/10
7. A method according to claim 1 wherein rotation takes place toward a selected Cartesian axis and the envelope information is approximated as the component of the rotated signal along that axis. 5
8. A method according to claim 1 wherein a maximum likely magnitude of the incremental change of phase is calculated to maintain quality of the approximation.
9. A method according to claim 1 wherein the sample rate is set so that the phase 10 increments between consecutive samples of the Cartesian signal are less than the absolute phase of the signal, and preferably less than 0.1 radian.
10. A method according to claim 1 wherein the phase and envelope information is used to determine modulation of a power amplifier in an EER system. 15
11. A method according to claim 10 wherein the digital Cartesian signal includes Cartesian feedback from the output of the amplifier.
12. A digital processing system for generating phase and envelope information from 20 an input Cartesian signal, comprising: a rotation subsystem that receives a sample of the input Cartesian signal and calculates a rotation of the signal toward a selected Cartesian axis using feedback of phase information generated from a preceding sample of the signal, an approximation subsystem that receives a sample of the rotated input signal 25 from the rotation subsystem and calculates an approximate increment of phase of the signal in relation to the preceding sample of the signal, and 9/10 an output subsystem that generates the phase information by adding the approximate increment of phase to the feedback phase information, and generates the envelope information as the magnitude of the rotated signal along the selected axis.
13. A system according to claim 12 wherein the approximation subsystem calculates the phase increment from a 2D look-up-table indexed by the in-phase and quadrature components of the rotated input signal.
14. A system according to claim 12 wherein the input signal is rotated towards the in-phase Cartesian axis and the approximation subsystem calculates the phase increment from a ID look-up-table indexed by the quadrature component of the rotated signal.
15. A system according to claim 12 wherein the input signal is rotated towards the in-phase Cartesian axis and the approximation subsystem calculates the phase increment by approximating a division of the quadrature component by the in-phase component of the rotated input signal.
16. A system according to claim 12 wherein the input signal is rotated towards the in-phase Cartesian axis and the approximation subsystem uses the quadrature component of the rotated signal as the phase increment. 10/10
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NZ52463003A NZ524630A (en) | 2003-03-07 | 2003-03-07 | Phase & envelope generation in an EER system |
PCT/NZ2004/000046 WO2004080023A1 (en) | 2003-03-07 | 2004-03-05 | Phase & envelope generation in an eer system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NZ52463003A NZ524630A (en) | 2003-03-07 | 2003-03-07 | Phase & envelope generation in an EER system |
Publications (1)
Publication Number | Publication Date |
---|---|
NZ524630A true NZ524630A (en) | 2005-10-28 |
Family
ID=32960340
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NZ52463003A NZ524630A (en) | 2003-03-07 | 2003-03-07 | Phase & envelope generation in an EER system |
Country Status (2)
Country | Link |
---|---|
NZ (1) | NZ524630A (en) |
WO (1) | WO2004080023A1 (en) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SE512623C2 (en) * | 1997-11-03 | 2000-04-10 | Ericsson Telefon Ab L M | Procedure and device in a telecommunications problem |
EP1035701A1 (en) * | 1999-03-08 | 2000-09-13 | Motorola, Inc. | Modulator using envelope elimination and restoration by means of look-up tables |
GB0104535D0 (en) * | 2001-02-23 | 2001-04-11 | Univ Bristol | Digital cartesian loop |
-
2003
- 2003-03-07 NZ NZ52463003A patent/NZ524630A/en unknown
-
2004
- 2004-03-05 WO PCT/NZ2004/000046 patent/WO2004080023A1/en active Application Filing
Also Published As
Publication number | Publication date |
---|---|
WO2004080023A1 (en) | 2004-09-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6973138B1 (en) | Advanced adaptive pre-distortion in a radio frequency transmitter | |
US7327783B2 (en) | Frequency translator using a cordic phase rotator | |
Cavers | The effect of quadrature modulator and demodulator errors on adaptive digital predistorters for amplifier linearization | |
US7693496B2 (en) | Polar transmitter arrangement and method | |
US7098754B2 (en) | Fractional-N offset phase locked loop | |
US7251290B2 (en) | Adaptive controller for linearization of transmitter | |
US20020186783A1 (en) | Amplifier predistortion system and method | |
US20080225984A1 (en) | Digital Polar Transmitter | |
US20170302233A1 (en) | Curve Fitting Circuit, Analog Predistorter, and Radio Frequency Signal Transmitter | |
EP1217754A1 (en) | Amplifier circuit, radio transmitter, method and use | |
AU749268B2 (en) | Method and device in a telecommunication system | |
US6522176B1 (en) | Low spurious direct digital synthesizer | |
US8682315B2 (en) | Predistortion system and method based on look up table interpolation | |
WO2005031993A1 (en) | Amplifier circuit and amplifying method | |
AU782014B2 (en) | Improvements relating to EER transmitters | |
TW201419803A (en) | Digital transmitter and signal predistortion method thereof | |
EP1512220B1 (en) | Coordinate rotation of pre-distortion vector in feedforward linearization amplification system | |
US6570914B1 (en) | Amplitude calculation circuit | |
JP6104284B2 (en) | Polar modulation | |
WO1998000723A9 (en) | Baseband measurement of rf power ampliflier distortion | |
JP2007020192A (en) | Transmission structure, transceiver with transmission structure, and signal processing method | |
JPH05175743A (en) | Power amplifier | |
NZ524630A (en) | Phase & envelope generation in an EER system | |
JP4436448B2 (en) | Distortion compensation amplifier | |
US7515647B2 (en) | Digital frequency converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PSEA | Patent sealed | ||
RENW | Renewal (renewal fees accepted) | ||
ERR | Error or correction |
Free format text: THE AGENT HAS BEEN CORRECTED TO 121164, TAIT LIMITED, 558 WAIRAKEI ROAD, BURNSIDE, CHRISTCHURCH 8053, NZ; THE CONTACT HAS BEEN CORRECTED TO 121164, TAIT LIMITED, 558 WAIRAKEI ROAD, BURNSIDE, CHRISTCHURCH 8053, NZ Effective date: 20140528 Free format text: THE OWNER HAS BEEN CORRECTED TO 121164, TAIT LIMITED, 558 WAIRAKEI ROAD, BURNSIDE, CHRISTCHURCH 8053, NZ Effective date: 20140528 |