NZ330670A - Processing optical digital signal, by modifying at least one bit in n-bit optical signal - Google Patents

Processing optical digital signal, by modifying at least one bit in n-bit optical signal

Info

Publication number
NZ330670A
NZ330670A NZ330670A NZ33067098A NZ330670A NZ 330670 A NZ330670 A NZ 330670A NZ 330670 A NZ330670 A NZ 330670A NZ 33067098 A NZ33067098 A NZ 33067098A NZ 330670 A NZ330670 A NZ 330670A
Authority
NZ
New Zealand
Prior art keywords
bit
optical
signals
bits
signal
Prior art date
Application number
NZ330670A
Inventor
Pierpaolo Boffi
Mario Martinelli
Diego Mottarella
Davide Piccinin
Original Assignee
Pirelli Cavi E Sistemi Spa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pirelli Cavi E Sistemi Spa filed Critical Pirelli Cavi E Sistemi Spa
Publication of NZ330670A publication Critical patent/NZ330670A/en

Links

Abstract

An optical digital signal 6, consisting of a temporal series of n bits is converted into n digital signals 1 - 4 (for a 4-bit signal). The signals 1 - 4 are delayed by intervals corresponding to 0 - 3 bits by delay lines 110 - 140. The signals are converted to a beams in parallel and in free space and passed through a selector that selects a particular bit preselected from the temporal series of n bits of each of the n optical signals. This transforms the temporal series of n bits into a spatial figure of the n bits. One bit of the spatial figure is modified, by inserting, eliminating, or modifying the form of the bit. The signals are processed using electro-optical modules 2000, 4000 and 7000, under the control of optical control signals 31 and 32.
NZ330670A 1997-06-19 1998-06-12 Processing optical digital signal, by modifying at least one bit in n-bit optical signal NZ330670A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP97201876 1997-06-19

Publications (1)

Publication Number Publication Date
NZ330670A true NZ330670A (en) 2000-01-28

Family

ID=8228462

Family Applications (1)

Application Number Title Priority Date Filing Date
NZ330670A NZ330670A (en) 1997-06-19 1998-06-12 Processing optical digital signal, by modifying at least one bit in n-bit optical signal

Country Status (5)

Country Link
JP (1) JPH11191015A (en)
AR (1) AR017753A1 (en)
BR (1) BR9802038A (en)
CA (1) CA2241041A1 (en)
NZ (1) NZ330670A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6832833B2 (en) 2017-11-30 2021-02-24 株式会社日立製作所 Devices and computers that realize the calculation of the reservoir layer of reservoir computing

Also Published As

Publication number Publication date
JPH11191015A (en) 1999-07-13
BR9802038A (en) 1999-11-03
CA2241041A1 (en) 1998-12-19
AR017753A1 (en) 2001-10-24

Similar Documents

Publication Publication Date Title
KR900702461A (en) Spike transmission circuit
TW368625B (en) Bus arbitration system
IL126204A0 (en) Apparatus and method for providing a programmable delay
EP0611743A3 (en) Process for producing alpha-olefin oligomer compositions.
EP0404127A3 (en) Signal generator
DE69710085T2 (en) MATRIX ADDRESSABLE DISPLAY PANEL WITH CONTROL CIRCUIT FOR A DELAY BAR LOOP
KR970031301A (en) Pulse width modulated signal output circuit
TW335543B (en) Row decoder with level translator
AU553263B2 (en) Dynamic video scrambling
TW325608B (en) Timing signal generation circuit and a display device using such a circuit
CA2025660A1 (en) Clock jitter suppressing circuit
DE69904181D1 (en) CLASSIFICATION SYSTEM AND METHOD WITH N-TUPLE OR RAM-BASED NEURAL NETWORK
CA2241972A1 (en) Method and arrangement of signal tracking and a rake-receiver utilizing said arrangement
CA2043073A1 (en) Fifo buffer
CA2020258A1 (en) Frequency equalizer
NZ330670A (en) Processing optical digital signal, by modifying at least one bit in n-bit optical signal
DE3361040D1 (en) Phase change dynamic scrambling
CA2275188A1 (en) System and method for a fast carry/sum select adder
EP0394610A3 (en) Plural dummy select chain logic synthesis network
CA2024362A1 (en) Transmitting power control circuit
HK15589A (en) Voice generating devices
EP0054159A3 (en) Programmable timing pulse generator
US4769706A (en) Digital blanking reproducing circuit
EP0175941A3 (en) Device and method for making and optionally compensating a temporary relation between digital signal sequences
KR940010773A (en) Delay circuit