NO20015815D0 - Matriseadresserbart apparat med en eller flere minneinnretninger - Google Patents
Matriseadresserbart apparat med en eller flere minneinnretningerInfo
- Publication number
- NO20015815D0 NO20015815D0 NO20015815A NO20015815A NO20015815D0 NO 20015815 D0 NO20015815 D0 NO 20015815D0 NO 20015815 A NO20015815 A NO 20015815A NO 20015815 A NO20015815 A NO 20015815A NO 20015815 D0 NO20015815 D0 NO 20015815D0
- Authority
- NO
- Norway
- Prior art keywords
- memory devices
- matrix addressable
- addressable apparatus
- matrix
- memory
- Prior art date
Links
- 239000011159 matrix material Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/22—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K19/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic element specially adapted for rectifying, amplifying, oscillating or switching, covered by group H10K10/00
- H10K19/202—Integrated devices comprising a common active layer
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Semiconductor Memories (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Priority Applications (10)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NO20015815A NO20015815A (no) | 2001-11-28 | 2001-11-28 | Matriseadresserbart apparat med en eller flere minneinnretninger |
CNA02823510XA CN1592971A (zh) | 2001-11-28 | 2002-10-29 | 带有一个或多个存储装置的矩阵可寻址设备 |
EP02780190A EP1461833A1 (en) | 2001-11-28 | 2002-10-29 | Matrix-addressable apparatus with one or more memory devices |
KR1020047007083A KR100623143B1 (ko) | 2001-11-28 | 2002-10-29 | 하나 이상의 메모리 장치를 구비한 매트릭스-어드레싱가능장치 |
JP2003548312A JP2005510879A (ja) | 2001-11-28 | 2002-10-29 | 1つ以上のメモリ装置付きマトリクス・アドレッサブル機器 |
PCT/NO2002/000390 WO2003046995A1 (en) | 2001-11-28 | 2002-10-29 | Matrix-addressable apparatus with one or more memory devices |
CA002467189A CA2467189A1 (en) | 2001-11-28 | 2002-10-29 | Matrix-addressable apparatus with one or more memory devices |
RU2004118417/28A RU2261500C2 (ru) | 2001-11-28 | 2002-10-29 | Прибор с матричной адресацией, содержащий одно или несколько запоминающих устройств |
AU2002343261A AU2002343261B2 (en) | 2001-11-28 | 2002-10-29 | Matrix-addressable apparatus with one or more memory devices |
US10/293,341 US6775173B2 (en) | 2001-11-28 | 2002-11-14 | Matrix-addressable apparatus with one or more memory devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NO20015815A NO20015815A (no) | 2001-11-28 | 2001-11-28 | Matriseadresserbart apparat med en eller flere minneinnretninger |
Publications (3)
Publication Number | Publication Date |
---|---|
NO20015815D0 true NO20015815D0 (no) | 2001-11-28 |
NO314373B1 NO314373B1 (no) | 2003-03-10 |
NO20015815A NO20015815A (no) | 2003-03-10 |
Family
ID=19913077
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NO20015815A NO20015815A (no) | 2001-11-28 | 2001-11-28 | Matriseadresserbart apparat med en eller flere minneinnretninger |
Country Status (9)
Country | Link |
---|---|
EP (1) | EP1461833A1 (no) |
JP (1) | JP2005510879A (no) |
KR (1) | KR100623143B1 (no) |
CN (1) | CN1592971A (no) |
AU (1) | AU2002343261B2 (no) |
CA (1) | CA2467189A1 (no) |
NO (1) | NO20015815A (no) |
RU (1) | RU2261500C2 (no) |
WO (1) | WO2003046995A1 (no) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6649504B2 (en) | 2001-12-14 | 2003-11-18 | Thin Film Electronics Asa | Method for fabricating high aspect ratio electrodes |
US7015504B2 (en) * | 2003-11-03 | 2006-03-21 | Advanced Micro Devices, Inc. | Sidewall formation for high density polymer memory element array |
NO321280B1 (no) | 2004-07-22 | 2006-04-18 | Thin Film Electronics Asa | Organisk, elektronisk krets og fremgangsmate til dens fremstilling |
US7808024B2 (en) * | 2004-09-27 | 2010-10-05 | Intel Corporation | Ferroelectric polymer memory module |
NO20052128L (no) * | 2005-04-29 | 2006-10-30 | Thin Film Electronics Asa | Minneinnretning og fremgangsmater for drift av denne |
US11139426B2 (en) * | 2015-12-21 | 2021-10-05 | Koninklijke Philips N.V. | Actuator device based on an electroactive polymer |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0902465B1 (en) * | 1997-08-27 | 2008-10-15 | STMicroelectronics S.r.l. | Process for manufacturing electronic virtual-ground memory devices |
US6117760A (en) * | 1997-11-12 | 2000-09-12 | Advanced Micro Devices, Inc. | Method of making a high density interconnect formation |
US6072716A (en) * | 1999-04-14 | 2000-06-06 | Massachusetts Institute Of Technology | Memory structures and methods of making same |
-
2001
- 2001-11-28 NO NO20015815A patent/NO20015815A/no unknown
-
2002
- 2002-10-29 CA CA002467189A patent/CA2467189A1/en not_active Abandoned
- 2002-10-29 AU AU2002343261A patent/AU2002343261B2/en not_active Ceased
- 2002-10-29 EP EP02780190A patent/EP1461833A1/en not_active Withdrawn
- 2002-10-29 KR KR1020047007083A patent/KR100623143B1/ko not_active IP Right Cessation
- 2002-10-29 CN CNA02823510XA patent/CN1592971A/zh active Pending
- 2002-10-29 RU RU2004118417/28A patent/RU2261500C2/ru not_active IP Right Cessation
- 2002-10-29 WO PCT/NO2002/000390 patent/WO2003046995A1/en active Application Filing
- 2002-10-29 JP JP2003548312A patent/JP2005510879A/ja not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
KR100623143B1 (ko) | 2006-09-14 |
NO314373B1 (no) | 2003-03-10 |
AU2002343261B2 (en) | 2006-05-11 |
CN1592971A (zh) | 2005-03-09 |
EP1461833A1 (en) | 2004-09-29 |
CA2467189A1 (en) | 2003-06-05 |
AU2002343261A1 (en) | 2003-06-10 |
WO2003046995A1 (en) | 2003-06-05 |
KR20040053295A (ko) | 2004-06-23 |
RU2261500C2 (ru) | 2005-09-27 |
JP2005510879A (ja) | 2005-04-21 |
NO20015815A (no) | 2003-03-10 |
RU2004118417A (ru) | 2005-04-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
NO20035685L (no) | Metoder og apparat for utviding av ror | |
NO20051285L (no) | Bronnkule-fallapparat | |
DE60231101D1 (de) | Anzeigesteuerungsvorrichtung und -verfahren | |
NO20032220D0 (no) | Löfteverktöy II og fremgangsmåte for anvendelse av samme | |
DE60029890D1 (de) | Elektrolumineszierende Anzeigevorrichtung und Steuerungsverfahren dafür | |
DE60214119D1 (de) | Anzeigesteuergerät, Anzeigesteuerungsverfahren, Betätigungssteuergerät und Betätigungssteuerungsverfahren | |
DE60024382D1 (de) | Elektrolumineszierende Anzeigevorrichtung und Steuerungsverfahren dafür | |
DE60042048D1 (de) | Kurvenannäherungssteuervorrichtung | |
DE60226533D1 (de) | Verbessertes Druckverfahren und -gerät | |
DE60221180D1 (de) | Lithographischer Apparat | |
DE60143794D1 (de) | Druckverfahren und -Vorrichtung | |
DE60037853D1 (de) | Lichtmengenregelvorrichtung | |
DK1485329T3 (da) | Apparat til törring og/eller brænding af gips | |
DE60316510D1 (de) | Inhaltsadressierbare Speicheranordnung und zugehöriges Betriebsverfahren | |
ITRM20030236A1 (it) | Procedimento ed apparecchio per la simulazione | |
NO20015815D0 (no) | Matriseadresserbart apparat med en eller flere minneinnretninger | |
DK1449188T3 (da) | Visningsanordning | |
DE50210594D1 (de) | Einrichtung zum umstellen von weichen | |
DE10311703B4 (de) | Fahnenmast | |
DE60209636D1 (de) | Druckverfahren mit mehreren Auslösungen und Druckvorrichtung | |
ITMO20010226A0 (it) | Apparato | |
ATA19992001A (de) | Einrichtung zum trockenlegen von mauerwerk und fundamenten | |
DE69912735D1 (de) | Datenaufzeichnungs-/-wiedergabegerät | |
FI20020298A0 (fi) | Hela ja siihen liittyvä menetelmä | |
SE0302858D0 (sv) | Apparat |