NL8800158A - Computersysteem voorzien van een hierarchisch georganiseerd geheugen. - Google Patents

Computersysteem voorzien van een hierarchisch georganiseerd geheugen. Download PDF

Info

Publication number
NL8800158A
NL8800158A NL8800158A NL8800158A NL8800158A NL 8800158 A NL8800158 A NL 8800158A NL 8800158 A NL8800158 A NL 8800158A NL 8800158 A NL8800158 A NL 8800158A NL 8800158 A NL8800158 A NL 8800158A
Authority
NL
Netherlands
Prior art keywords
memory
foreground
address
registration
computer system
Prior art date
Application number
NL8800158A
Other languages
English (en)
Dutch (nl)
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Nv filed Critical Philips Nv
Priority to NL8800158A priority Critical patent/NL8800158A/nl
Priority to DE68913316T priority patent/DE68913316T2/de
Priority to US07/300,403 priority patent/US5241639A/en
Priority to EP89200109A priority patent/EP0328172B1/de
Priority to JP1012069A priority patent/JPH01233535A/ja
Publication of NL8800158A publication Critical patent/NL8800158A/nl

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
NL8800158A 1988-01-25 1988-01-25 Computersysteem voorzien van een hierarchisch georganiseerd geheugen. NL8800158A (nl)

Priority Applications (5)

Application Number Priority Date Filing Date Title
NL8800158A NL8800158A (nl) 1988-01-25 1988-01-25 Computersysteem voorzien van een hierarchisch georganiseerd geheugen.
DE68913316T DE68913316T2 (de) 1988-01-25 1989-01-19 Rechnersystem mit einem hierarchisch organisierten Speicher.
US07/300,403 US5241639A (en) 1988-01-25 1989-01-19 Method for updating data from a cache address location to main memory and maintaining the cache address in registration memory
EP89200109A EP0328172B1 (de) 1988-01-25 1989-01-19 Rechnersystem mit einem hierarchisch organisierten Speicher
JP1012069A JPH01233535A (ja) 1988-01-25 1989-01-23 計算機システム

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
NL8800158 1988-01-25
NL8800158A NL8800158A (nl) 1988-01-25 1988-01-25 Computersysteem voorzien van een hierarchisch georganiseerd geheugen.

Publications (1)

Publication Number Publication Date
NL8800158A true NL8800158A (nl) 1989-08-16

Family

ID=19851646

Family Applications (1)

Application Number Title Priority Date Filing Date
NL8800158A NL8800158A (nl) 1988-01-25 1988-01-25 Computersysteem voorzien van een hierarchisch georganiseerd geheugen.

Country Status (5)

Country Link
US (1) US5241639A (de)
EP (1) EP0328172B1 (de)
JP (1) JPH01233535A (de)
DE (1) DE68913316T2 (de)
NL (1) NL8800158A (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1992002924A1 (en) * 1990-08-03 1992-02-20 Du Pont Pixel Systems Limited Data-array processing system
JP2618149B2 (ja) * 1991-04-22 1997-06-11 インターナショナル・ビジネス・マシーンズ・コーポレイション キャッシュ内のデータ記憶スペースを管理する方法及びキャッシュ内でページ置換を行う装置
JP2922015B2 (ja) * 1991-05-27 1999-07-19 富士通株式会社 端末ｄｂ最新管理方式
JP2881628B2 (ja) * 1991-05-27 1999-04-12 富士通株式会社 排他制御システムおよび端末装置
US5546532A (en) * 1993-02-01 1996-08-13 3Dlabs Limited Data-array processing system
EP0624844A2 (de) * 1993-05-11 1994-11-17 International Business Machines Corporation Völlig integrierte Cache-Speicherarchitektur
DE4423559A1 (de) * 1993-11-09 1995-05-11 Hewlett Packard Co Datenverbindungsverfahren und Vorrichtung für Multiprozessor-Computersysteme mit gemeinsamem Speicher
JP2916421B2 (ja) * 1996-09-09 1999-07-05 株式会社東芝 キャッシュフラッシュ装置およびデータ処理方法
US7804504B1 (en) 2004-12-13 2010-09-28 Massachusetts Institute Of Technology Managing yield for a parallel processing integrated circuit
US7882307B1 (en) 2006-04-14 2011-02-01 Tilera Corporation Managing cache memory in a parallel processing environment
US7853754B1 (en) 2006-09-29 2010-12-14 Tilera Corporation Caching in multicore and multiprocessor architectures

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3878513A (en) * 1972-02-08 1975-04-15 Burroughs Corp Data processing method and apparatus using occupancy indications to reserve storage space for a stack
US3911401A (en) * 1973-06-04 1975-10-07 Ibm Hierarchial memory/storage system for an electronic computer
US4074254A (en) * 1976-07-22 1978-02-14 International Business Machines Corporation Xy addressable and updateable compressed video refresh buffer for digital tv display
DE3068498D1 (en) * 1979-05-09 1984-08-16 Int Computers Ltd Hierarchical data storage system
AU569857B2 (en) * 1982-12-09 1988-02-25 Sequoia Systems, Inc. Memory backup system
JPS60181942A (ja) * 1984-02-29 1985-09-17 Fujitsu Ltd メモリ制御装置
US4916603A (en) * 1985-03-18 1990-04-10 Wang Labortatories, Inc. Distributed reference and change table for a virtual memory system
US4713755A (en) * 1985-06-28 1987-12-15 Hewlett-Packard Company Cache memory consistency control with explicit software instructions

Also Published As

Publication number Publication date
EP0328172B1 (de) 1994-03-02
JPH01233535A (ja) 1989-09-19
US5241639A (en) 1993-08-31
DE68913316D1 (de) 1994-04-07
EP0328172A1 (de) 1989-08-16
DE68913316T2 (de) 1994-08-25

Similar Documents

Publication Publication Date Title
US4992936A (en) Address translation method and apparatus therefor
CA2021272C (en) Associative map with least recently used (lru) replacement
US5537571A (en) Control device for a buffer memory with reconfigurable partitioning
JPH0318208B2 (de)
US5388222A (en) Memory subsystem command input queue having status locations for resolving conflicts
NL8800158A (nl) Computersysteem voorzien van een hierarchisch georganiseerd geheugen.
JP2818415B2 (ja) バッファ記憶装置
US6862663B1 (en) Cache having a prioritized replacement technique and method therefor
JPH02150940A (ja) データ処理システム及びその制御方法
US5847997A (en) PC card
EP0525308A1 (de) Speicherabbildung für einen Prozessor-Cache-Speicher
JPH0319976B2 (de)
US4424564A (en) Data processing system providing dual storage of reference bits
GB2037466A (en) Computer with cache memory
JPH0421222B2 (de)
JPS629945B2 (de)
JP2540959B2 (ja) 情報処理装置
JP2988048B2 (ja) 辞書情報常駐アクセス装置
JPH06139147A (ja) キャッシュメモリシステム
JP4131579B2 (ja) データ管理システムおよびデータ管理方法
JPS5847785B2 (ja) バツフア−記憶制御方式
JPS6019810B2 (ja) バッファメモリ制御方式
JPH0156411B2 (de)
JPH0127455B2 (de)
JPH02226448A (ja) 入出力キヤツシユ

Legal Events

Date Code Title Description
A1B A search report has been drawn up
BV The patent application has lapsed