NL8400984A - Elementaire component van een stelsel voor opslag en/of verwerking van informatie en stelsel met dergelijke elementaire componenten. - Google Patents

Elementaire component van een stelsel voor opslag en/of verwerking van informatie en stelsel met dergelijke elementaire componenten. Download PDF

Info

Publication number
NL8400984A
NL8400984A NL8400984A NL8400984A NL8400984A NL 8400984 A NL8400984 A NL 8400984A NL 8400984 A NL8400984 A NL 8400984A NL 8400984 A NL8400984 A NL 8400984A NL 8400984 A NL8400984 A NL 8400984A
Authority
NL
Netherlands
Prior art keywords
information
processing
elementary
cell
elementary components
Prior art date
Application number
NL8400984A
Other languages
English (en)
Dutch (nl)
Original Assignee
August Stern
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by August Stern filed Critical August Stern
Priority to NL8400984A priority Critical patent/NL8400984A/nl
Priority to DE8585200472T priority patent/DE3560417D1/de
Priority to EP85200472A priority patent/EP0166466B1/de
Priority to AT85200472T priority patent/ATE28765T1/de
Publication of NL8400984A publication Critical patent/NL8400984A/nl

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N20/00—Machine learning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0629—Configuration or reconfiguration of storage systems
    • G06F3/0634—Configuration or reconfiguration of storage systems by changing the state or mode of one or more devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Software Systems (AREA)
  • Data Mining & Analysis (AREA)
  • Computer Vision & Pattern Recognition (AREA)
  • Evolutionary Computation (AREA)
  • Medical Informatics (AREA)
  • Artificial Intelligence (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Hardware Redundancy (AREA)
NL8400984A 1984-03-29 1984-03-29 Elementaire component van een stelsel voor opslag en/of verwerking van informatie en stelsel met dergelijke elementaire componenten. NL8400984A (nl)

Priority Applications (4)

Application Number Priority Date Filing Date Title
NL8400984A NL8400984A (nl) 1984-03-29 1984-03-29 Elementaire component van een stelsel voor opslag en/of verwerking van informatie en stelsel met dergelijke elementaire componenten.
DE8585200472T DE3560417D1 (en) 1984-03-29 1985-03-29 Intelligent processor/memory elements and systems
EP85200472A EP0166466B1 (de) 1984-03-29 1985-03-29 Intelligente Prozessor-/Speicher-Elemente und Systeme
AT85200472T ATE28765T1 (de) 1984-03-29 1985-03-29 Intelligente prozessor-/speicher-elemente und systeme.

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
NL8400984A NL8400984A (nl) 1984-03-29 1984-03-29 Elementaire component van een stelsel voor opslag en/of verwerking van informatie en stelsel met dergelijke elementaire componenten.
NL8400984 1984-03-29

Publications (1)

Publication Number Publication Date
NL8400984A true NL8400984A (nl) 1985-10-16

Family

ID=19843718

Family Applications (1)

Application Number Title Priority Date Filing Date
NL8400984A NL8400984A (nl) 1984-03-29 1984-03-29 Elementaire component van een stelsel voor opslag en/of verwerking van informatie en stelsel met dergelijke elementaire componenten.

Country Status (4)

Country Link
EP (1) EP0166466B1 (de)
AT (1) ATE28765T1 (de)
DE (1) DE3560417D1 (de)
NL (1) NL8400984A (de)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2903413A1 (de) * 1979-01-30 1980-08-07 Paul Stefan Dr Puetter Elektrische schaltung mit lernfaehigkeit

Also Published As

Publication number Publication date
EP0166466A1 (de) 1986-01-02
ATE28765T1 (de) 1987-08-15
DE3560417D1 (en) 1987-09-10
EP0166466B1 (de) 1987-08-05

Similar Documents

Publication Publication Date Title
Shenoy et al. Propagating belief functions with local computations.
Arunachalam et al. On the robustness of bucket brigade quantum RAM
Shor Fault-tolerant quantum computation
WO2021155289A1 (en) Fusion based quantum computing
WO2021202409A1 (en) Encoded fusion measurements with local adaptivity
CN101233693A (zh) 利用ldpc编码的编码器和解码器
Sharmin et al. Design of a compact reversible random access memory
NL8400984A (nl) Elementaire component van een stelsel voor opslag en/of verwerking van informatie en stelsel met dergelijke elementaire componenten.
WO2020200774A1 (en) Method for flexible, fast all-reduce on arbitrary tree topology
Bartlett et al. Requirement for quantum computation
Gazit et al. Fault tolerance capabilities in multistage network-based multicomputer systems
Hwang et al. Fault-tolerant conversion between stabilizer codes by Clifford operations
Paturi et al. Parallel algorithms based on expander graphs for optical computing
EP4281909A1 (de) Rekonfigurierbares qubit-verwicklungssystem
Baram Memorizing binary vector sequences by a sparsely encoded network
US20200151556A1 (en) Inference focus for offline training of sram inference engine in binary neural network
Bandyopadhyay et al. A novel neural hetero-associative memory model for pattern recognition
Burkhart Error-detected networking for 3D circuit quantum electrodynamics
US20060221860A1 (en) Nodal pattern configuration
Caulfield et al. Optical computing
Tanaka Silicon retina: image compression by associative neural network based on code and graph theories
Hasan Computing All-Pairs Shortest Communication Time Paths in 6G Network Based on Temporal Graph Representation
Husain et al. Optical processing for future computer networks
Ma et al. Decoding complement-closed codes with coordinate-disjoint decomposition
Stankovic et al. Circuit synthesis from Fibonacci decision diagrams

Legal Events

Date Code Title Description
A1B A search report has been drawn up
BV The patent application has lapsed