NL7300218A - - Google Patents

Info

Publication number
NL7300218A
NL7300218A NL7300218A NL7300218A NL7300218A NL 7300218 A NL7300218 A NL 7300218A NL 7300218 A NL7300218 A NL 7300218A NL 7300218 A NL7300218 A NL 7300218A NL 7300218 A NL7300218 A NL 7300218A
Authority
NL
Netherlands
Application number
NL7300218A
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to NL7300218A priority Critical patent/NL7300218A/xx
Priority to DE19732362117 priority patent/DE2362117B2/de
Priority to GB6030973A priority patent/GB1459450A/en
Priority to FR7400555A priority patent/FR2213537B1/fr
Publication of NL7300218A publication Critical patent/NL7300218A/xx
Priority to US05/589,338 priority patent/US3997875A/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/52Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
  • Storage Device Security (AREA)
  • Static Random-Access Memory (AREA)
NL7300218A 1973-01-08 1973-01-08 NL7300218A (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
NL7300218A NL7300218A (ja) 1973-01-08 1973-01-08
DE19732362117 DE2362117B2 (de) 1973-01-08 1973-12-14 Datenverarbeitungsanlage
GB6030973A GB1459450A (en) 1973-01-08 1973-12-31 Computer configuration
FR7400555A FR2213537B1 (ja) 1973-01-08 1974-01-08
US05/589,338 US3997875A (en) 1973-01-08 1975-06-23 Computer configuration with claim cycles

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL7300218A NL7300218A (ja) 1973-01-08 1973-01-08

Publications (1)

Publication Number Publication Date
NL7300218A true NL7300218A (ja) 1974-07-10

Family

ID=19817958

Family Applications (1)

Application Number Title Priority Date Filing Date
NL7300218A NL7300218A (ja) 1973-01-08 1973-01-08

Country Status (4)

Country Link
DE (1) DE2362117B2 (ja)
FR (1) FR2213537B1 (ja)
GB (1) GB1459450A (ja)
NL (1) NL7300218A (ja)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4099243A (en) * 1977-01-18 1978-07-04 Honeywell Information Systems Inc. Memory block protection apparatus
CA1143854A (en) * 1979-03-12 1983-03-29 Paul Binder Apparatus for interconnecting the units of a data processing system

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3413613A (en) * 1966-06-17 1968-11-26 Gen Electric Reconfigurable data processing system

Also Published As

Publication number Publication date
DE2362117B2 (de) 1978-06-15
GB1459450A (en) 1976-12-22
DE2362117A1 (de) 1974-07-18
FR2213537B1 (ja) 1977-06-10
FR2213537A1 (ja) 1974-08-02
DE2362117C3 (ja) 1979-02-15

Similar Documents

Publication Publication Date Title
AR201758A1 (ja)
AU476761B2 (ja)
AU465372B2 (ja)
AR201235Q (ja)
AR201231Q (ja)
AU474593B2 (ja)
AU474511B2 (ja)
AU474838B2 (ja)
AU471343B2 (ja)
AU465453B2 (ja)
AU465434B2 (ja)
AU450229B2 (ja)
AU476714B2 (ja)
AR201229Q (ja)
AU466283B2 (ja)
AU476696B2 (ja)
AU472848B2 (ja)
AR199451A1 (ja)
AU477823B2 (ja)
AU461342B2 (ja)
AU471461B2 (ja)
AR200256A1 (ja)
AU476873B1 (ja)
AR210729A1 (ja)
AU477824B2 (ja)