|
US4037210A
(en)
*
|
1973-08-30 |
1977-07-19 |
Burroughs Corporation |
Computer-peripheral interface
|
|
JPS5444161B2
(US07816562-20101019-C00012.png)
*
|
1973-09-08 |
1979-12-24 |
|
|
|
US3970993A
(en)
*
|
1974-01-02 |
1976-07-20 |
Hughes Aircraft Company |
Cooperative-word linear array parallel processor
|
|
FR2273317B1
(US07816562-20101019-C00012.png)
*
|
1974-05-28 |
1976-10-15 |
Philips Electrologica |
|
|
US4130865A
(en)
*
|
1974-06-05 |
1978-12-19 |
Bolt Beranek And Newman Inc. |
Multiprocessor computer apparatus employing distributed communications paths and a passive task register
|
|
US3959775A
(en)
*
|
1974-08-05 |
1976-05-25 |
Gte Automatic Electric Laboratories Incorporated |
Multiprocessing system implemented with microprocessors
|
|
US4136383A
(en)
*
|
1974-10-01 |
1979-01-23 |
Nippon Telegraph And Telephone Public Corporation |
Microprogrammed, multipurpose processor having controllable execution speed
|
|
US4150428A
(en)
*
|
1974-11-18 |
1979-04-17 |
Northern Electric Company Limited |
Method for providing a substitute memory in a data processing system
|
|
US4015246A
(en)
*
|
1975-04-14 |
1977-03-29 |
The Charles Stark Draper Laboratory, Inc. |
Synchronous fault tolerant multi-processor system
|
|
US4034347A
(en)
*
|
1975-08-08 |
1977-07-05 |
Bell Telephone Laboratories, Incorporated |
Method and apparatus for controlling a multiprocessor system
|
|
JPS5837585B2
(ja)
*
|
1975-09-30 |
1983-08-17 |
株式会社東芝 |
ケイサンキソウチ
|
|
US4212057A
(en)
*
|
1976-04-22 |
1980-07-08 |
General Electric Company |
Shared memory multi-microprocessor computer system
|
|
US4065809A
(en)
*
|
1976-05-27 |
1977-12-27 |
Tokyo Shibaura Electric Co., Ltd. |
Multi-processing system for controlling microcomputers and memories
|
|
DE2703559A1
(de)
*
|
1977-01-28 |
1978-08-03 |
Siemens Ag |
Rechnersystem
|
|
US4309691A
(en)
*
|
1978-02-17 |
1982-01-05 |
California Institute Of Technology |
Step-oriented pipeline data processing system
|
|
US4236209A
(en)
*
|
1978-10-31 |
1980-11-25 |
Honeywell Information Systems Inc. |
Intersystem transaction identification logic
|
|
US4237534A
(en)
*
|
1978-11-13 |
1980-12-02 |
Motorola, Inc. |
Bus arbiter
|
|
JPH048824B2
(US07816562-20101019-C00012.png)
*
|
1979-01-09 |
1992-02-18 |
|
|
|
US4484262A
(en)
*
|
1979-01-09 |
1984-11-20 |
Sullivan Herbert W |
Shared memory computer method and apparatus
|
|
DE2924899C2
(de)
*
|
1979-06-20 |
1982-11-25 |
Siemens AG, 1000 Berlin und 8000 München |
Verfahren und Anordnung zur Anschaltung mehrerer Zentralprozessoren an wenigstens einen Peripherieprozessor
|
|
US4495567A
(en)
*
|
1981-10-15 |
1985-01-22 |
Codex Corporation |
Multiprocessor/multimemory control system
|
|
GB2170624B
(en)
*
|
1982-06-05 |
1987-06-10 |
British Aerospace |
Communication between computers
|
|
GB8328396D0
(en)
*
|
1983-10-24 |
1983-11-23 |
British Telecomm |
Multiprocessor system
|
|
US4760521A
(en)
*
|
1985-11-18 |
1988-07-26 |
White Consolidated Industries, Inc. |
Arbitration system using centralized and decentralized arbitrators to access local memories in a multi-processor controlled machine tool
|
|
US4807184A
(en)
*
|
1986-08-11 |
1989-02-21 |
Ltv Aerospace |
Modular multiple processor architecture using distributed cross-point switch
|
|
AU598101B2
(en)
*
|
1987-02-27 |
1990-06-14 |
Honeywell Bull Inc. |
Shared memory controller arrangement
|
|
US5274774A
(en)
*
|
1989-01-31 |
1993-12-28 |
Wisconsin Alumni Research Foundation |
First-come first-serve arbitration protocol
|
|
US5088024A
(en)
*
|
1989-01-31 |
1992-02-11 |
Wisconsin Alumni Research Foundation |
Round-robin protocol method for arbitrating access to a shared bus arbitration providing preference to lower priority units after bus access by a higher priority unit
|
|
US5142638A
(en)
*
|
1989-02-07 |
1992-08-25 |
Cray Research, Inc. |
Apparatus for sharing memory in a multiprocessor system
|
|
US5283877A
(en)
*
|
1990-07-17 |
1994-02-01 |
Sun Microsystems, Inc. |
Single in-line DRAM memory module including a memory controller and cross bar switches
|
|
US5206952A
(en)
*
|
1990-09-12 |
1993-04-27 |
Cray Research, Inc. |
Fault tolerant networking architecture
|
|
JPH0594409A
(ja)
*
|
1991-10-02 |
1993-04-16 |
Nec Eng Ltd |
バス調停システム
|
|
US5576554A
(en)
*
|
1991-11-05 |
1996-11-19 |
Monolithic System Technology, Inc. |
Wafer-scale integrated circuit interconnect structure architecture
|
|
US5498990A
(en)
*
|
1991-11-05 |
1996-03-12 |
Monolithic System Technology, Inc. |
Reduced CMOS-swing clamping circuit for bus lines
|
|
US5831467A
(en)
*
|
1991-11-05 |
1998-11-03 |
Monolithic System Technology, Inc. |
Termination circuit with power-down mode for use in circuit module architecture
|
|
DE69226150T2
(de)
*
|
1991-11-05 |
1999-02-18 |
Hsu Fu Chieh |
Redundanzarchitektur für Schaltungsmodul
|
|
WO1994003901A1
(en)
*
|
1992-08-10 |
1994-02-17 |
Monolithic System Technology, Inc. |
Fault-tolerant, high-speed bus system and bus interface for wafer-scale integration
|
|
US5655113A
(en)
|
1994-07-05 |
1997-08-05 |
Monolithic System Technology, Inc. |
Resynchronization circuit for a memory system and method of operating same
|
