NL7000502A - - Google Patents
Info
- Publication number
- NL7000502A NL7000502A NL7000502A NL7000502A NL7000502A NL 7000502 A NL7000502 A NL 7000502A NL 7000502 A NL7000502 A NL 7000502A NL 7000502 A NL7000502 A NL 7000502A NL 7000502 A NL7000502 A NL 7000502A
- Authority
- NL
- Netherlands
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/60—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
- H10D84/611—Combinations of BJTs and one or more of diodes, resistors or capacitors
- H10D84/613—Combinations of vertical BJTs and one or more of diodes, resistors or capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P52/00—Grinding, lapping or polishing of wafers, substrates or parts of devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/049—Equivalence and options
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/051—Etching
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/085—Isolated-integrated
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/115—Orientation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/973—Substrate orientation
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US79165969A | 1969-01-16 | 1969-01-16 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| NL7000502A true NL7000502A (https=) | 1970-07-20 |
Family
ID=25154391
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| NL7000502A NL7000502A (https=) | 1969-01-16 | 1970-01-14 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US3623218A (https=) |
| DE (1) | DE2001564A1 (https=) |
| FR (1) | FR2030159A1 (https=) |
| GB (1) | GB1258354A (https=) |
| NL (1) | NL7000502A (https=) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3755012A (en) * | 1971-03-19 | 1973-08-28 | Motorola Inc | Controlled anisotropic etching process for fabricating dielectrically isolated field effect transistor |
| US4120744A (en) * | 1971-06-25 | 1978-10-17 | Texas Instruments Incorporated | Method of fabricating a thermal display device |
| US3769562A (en) * | 1972-02-07 | 1973-10-30 | Texas Instruments Inc | Double isolation for electronic devices |
| US4070748A (en) * | 1972-04-10 | 1978-01-31 | Raytheon Company | Integrated circuit structure having semiconductor resistance regions |
| US4063271A (en) * | 1972-07-26 | 1977-12-13 | Texas Instruments Incorporated | FET and bipolar device and circuit process with maximum junction control |
| US3902936A (en) * | 1973-04-04 | 1975-09-02 | Motorola Inc | Germanium bonded silicon substrate and method of manufacture |
| US4047195A (en) * | 1973-11-12 | 1977-09-06 | Scientific Micro Systems, Inc. | Semiconductor structure |
| US3911559A (en) * | 1973-12-10 | 1975-10-14 | Texas Instruments Inc | Method of dielectric isolation to provide backside collector contact and scribing yield |
| JPS5360184A (en) * | 1976-11-10 | 1978-05-30 | Oki Electric Ind Co Ltd | Production of semiconductor wafer |
| IT1125182B (it) * | 1976-12-14 | 1986-05-14 | Selenia Ind Elettroniche | Procedimento per la realizzazione di rivelatori per infrarossi a multielementi del tipo lineare e bidimensionale aventi caratteristiche geometriche perfezionate ed alto grado di integrazione |
| US4338620A (en) * | 1978-08-31 | 1982-07-06 | Fujitsu Limited | Semiconductor devices having improved alignment marks |
| US4309813A (en) * | 1979-12-26 | 1982-01-12 | Harris Corporation | Mask alignment scheme for laterally and totally dielectrically isolated integrated circuits |
| US4861731A (en) * | 1988-02-02 | 1989-08-29 | General Motors Corporation | Method of fabricating a lateral dual gate thyristor |
| US5051378A (en) * | 1988-11-09 | 1991-09-24 | Sony Corporation | Method of thinning a semiconductor wafer |
| US5414296A (en) * | 1992-12-22 | 1995-05-09 | Spectrian, Inc. | Venetian blind cell layout for RF power transistor |
| US5329156A (en) * | 1992-12-22 | 1994-07-12 | Spectrian, Inc. | Feed bus for RF power transistors |
-
1969
- 1969-01-16 US US791659*A patent/US3623218A/en not_active Expired - Lifetime
-
1970
- 1970-01-08 GB GB1258354D patent/GB1258354A/en not_active Expired
- 1970-01-14 NL NL7000502A patent/NL7000502A/xx unknown
- 1970-01-15 FR FR7001377A patent/FR2030159A1/fr not_active Withdrawn
- 1970-01-15 DE DE19702001564 patent/DE2001564A1/de active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| GB1258354A (https=) | 1971-12-30 |
| FR2030159A1 (https=) | 1970-10-30 |
| US3623218A (en) | 1971-11-30 |
| DE2001564A1 (de) | 1970-07-30 |