NL6908710A - - Google Patents

Info

Publication number
NL6908710A
NL6908710A NL6908710A NL6908710A NL6908710A NL 6908710 A NL6908710 A NL 6908710A NL 6908710 A NL6908710 A NL 6908710A NL 6908710 A NL6908710 A NL 6908710A NL 6908710 A NL6908710 A NL 6908710A
Authority
NL
Netherlands
Application number
NL6908710A
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to NL6908710A priority Critical patent/NL6908710A/xx
Priority to DE19702025079 priority patent/DE2025079A1/de
Priority to GB2701070A priority patent/GB1313169A/en
Priority to US43518A priority patent/US3676657A/en
Priority to FR7020942A priority patent/FR2050087A5/fr
Publication of NL6908710A publication Critical patent/NL6908710A/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/509—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators
    • G06F7/5095—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators word-serial, i.e. with an accumulator-register

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Error Detection And Correction (AREA)
NL6908710A 1969-06-07 1969-06-07 NL6908710A (ko)

Priority Applications (5)

Application Number Priority Date Filing Date Title
NL6908710A NL6908710A (ko) 1969-06-07 1969-06-07
DE19702025079 DE2025079A1 (de) 1969-06-07 1970-05-22 Binäre Additions- und Subtraktionsrecheneinheit
GB2701070A GB1313169A (en) 1969-06-07 1970-06-04 Binary adding and subtracting arithmetic member
US43518A US3676657A (en) 1969-06-07 1970-06-04 Two register parallel binary adder/subtractor
FR7020942A FR2050087A5 (ko) 1969-06-07 1970-06-08

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL6908710A NL6908710A (ko) 1969-06-07 1969-06-07

Publications (1)

Publication Number Publication Date
NL6908710A true NL6908710A (ko) 1970-12-09

Family

ID=19807130

Family Applications (1)

Application Number Title Priority Date Filing Date
NL6908710A NL6908710A (ko) 1969-06-07 1969-06-07

Country Status (5)

Country Link
US (1) US3676657A (ko)
DE (1) DE2025079A1 (ko)
FR (1) FR2050087A5 (ko)
GB (1) GB1313169A (ko)
NL (1) NL6908710A (ko)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4707800A (en) * 1985-03-04 1987-11-17 Raytheon Company Adder/substractor for variable length numbers

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3290494A (en) * 1963-02-13 1966-12-06 Bunker Ramo Binary addition apparatus
US3320410A (en) * 1964-06-09 1967-05-16 Sperry Rand Corp Register including inter-stage multivibrator temporary storage
US3417236A (en) * 1964-12-23 1968-12-17 Ibm Parallel binary adder utilizing cyclic control signals
US3375358A (en) * 1965-08-30 1968-03-26 Fabri Tek Inc Binary arithmetic network
US3488481A (en) * 1966-04-20 1970-01-06 Fabri Tek Inc Parallel binary adder-subtractor without carry storage

Also Published As

Publication number Publication date
US3676657A (en) 1972-07-11
GB1313169A (en) 1973-04-11
DE2025079A1 (de) 1970-12-10
FR2050087A5 (ko) 1971-03-26

Similar Documents

Publication Publication Date Title
AU465413B2 (ko)
AU429630B2 (ko)
AU450150B2 (ko)
AU2355770A (ko)
AU442375B2 (ko)
AU470301B1 (ko)
FR2050087A5 (ko)
AU5113869A (ko)
AU438128B2 (ko)
AU442380B2 (ko)
AU442463B2 (ko)
AU442535B2 (ko)
AU442554B2 (ko)
AU442357B2 (ko)
AU442322B2 (ko)
AU442285B2 (ko)
AU428131B2 (ko)
AU428129B2 (ko)
AU470661B1 (ko)
AU5077469A (ko)
CS151129B1 (ko)
AU4540468A (ko)
AU4949169A (ko)
AU448562A (ko)
BE741370A (ko)