NL6817891A - - Google Patents

Info

Publication number
NL6817891A
NL6817891A NL6817891A NL6817891A NL6817891A NL 6817891 A NL6817891 A NL 6817891A NL 6817891 A NL6817891 A NL 6817891A NL 6817891 A NL6817891 A NL 6817891A NL 6817891 A NL6817891 A NL 6817891A
Authority
NL
Netherlands
Application number
NL6817891A
Other versions
NL156838B (nl
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of NL6817891A publication Critical patent/NL6817891A/xx
Publication of NL156838B publication Critical patent/NL156838B/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/161—Computing infrastructure, e.g. computer clusters, blade chassis or hardware partitioning

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Multi Processors (AREA)
  • Exchange Systems With Centralized Control (AREA)
NL6817891.A 1967-12-18 1968-12-13 Gegevensverwerkend stelsel, ingericht voor het delen-in-tijd en met gegarandeerde uiterste wachttijd voor elke taak. NL156838B (nl)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US69153467A 1967-12-18 1967-12-18

Publications (2)

Publication Number Publication Date
NL6817891A true NL6817891A (xx) 1969-06-20
NL156838B NL156838B (nl) 1978-05-16

Family

ID=24776919

Family Applications (1)

Application Number Title Priority Date Filing Date
NL6817891.A NL156838B (nl) 1967-12-18 1968-12-13 Gegevensverwerkend stelsel, ingericht voor het delen-in-tijd en met gegarandeerde uiterste wachttijd voor elke taak.

Country Status (7)

Country Link
US (1) US3541520A (xx)
BE (1) BE723218A (xx)
CH (1) CH489848A (xx)
FR (1) FR1594825A (xx)
GB (1) GB1180373A (xx)
NL (1) NL156838B (xx)
SE (1) SE337305B (xx)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3678463A (en) * 1970-04-27 1972-07-18 Bell Telephone Labor Inc Controlled pause in data processing appartus
US3623006A (en) * 1970-06-29 1971-11-23 Burroughs Corp Queueing device for the selection of requests for access to a storage medium
US3678464A (en) * 1970-06-29 1972-07-18 Bell Telephone Labor Inc Controlled pause and restart of magnetic disc memories and the like
US3675214A (en) * 1970-07-17 1972-07-04 Interdata Inc Processor servicing external devices, real and simulated
US4015242A (en) * 1972-11-29 1977-03-29 Institut Francais Du Petrole, Des Carburants Et Lubrifiants Et Entreprise De Recherches Et D'activities Petrolieres Elf Device for coupling several data processing units to a single memory
US4959781A (en) * 1988-05-16 1990-09-25 Stardent Computer, Inc. System for assigning interrupts to least busy processor that already loaded same class of interrupt routines
GB2302743B (en) * 1995-06-26 2000-02-16 Sony Uk Ltd Processing apparatus

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3346851A (en) * 1964-07-08 1967-10-10 Control Data Corp Simultaneous multiprocessing computer system
US3333252A (en) * 1965-01-18 1967-07-25 Burroughs Corp Time-dependent priority system
US3421150A (en) * 1966-08-26 1969-01-07 Sperry Rand Corp Multiprocessor interrupt directory
US3461434A (en) * 1967-10-02 1969-08-12 Burroughs Corp Stack mechanism having multiple display registers

Also Published As

Publication number Publication date
DE1812354A1 (de) 1969-08-07
DE1812354B2 (de) 1972-07-13
GB1180373A (en) 1970-02-04
FR1594825A (xx) 1970-06-08
US3541520A (en) 1970-11-17
BE723218A (xx) 1969-04-01
NL156838B (nl) 1978-05-16
SE337305B (xx) 1971-08-02
CH489848A (de) 1970-04-30

Similar Documents

Publication Publication Date Title
AU425114B2 (xx)
FR1604373A (xx)
AT298283B (xx)
AU416737B2 (xx)
AU2277767A (xx)
AU342066A (xx)
AU2116667A (xx)
AU3189468A (xx)
AU610966A (xx)
AU2528767A (xx)
AU1273466A (xx)
AU2256867A (xx)
AU2454867A (xx)
AU2977667A (xx)
AU3151267A (xx)
BE708395A (xx)
BE514578A (xx)
BE477645A (xx)
AU408412B2 (xx)
BE708983A (xx)
AU3054676A (xx)
BE708890A (xx)
BE483855A (xx)
BE708768A (xx)
BE509738A (xx)

Legal Events

Date Code Title Description
VJC Lapsed due to non-payment of the due maintenance fee for the patent or patent application
NL80 Abbreviated name of patent owner mentioned of already nullified patent

Owner name: IBM