MY140052A - Ultra-thin micro lead frame package - Google Patents

Ultra-thin micro lead frame package

Info

Publication number
MY140052A
MY140052A MYPI20021302A MY140052A MY 140052 A MY140052 A MY 140052A MY PI20021302 A MYPI20021302 A MY PI20021302A MY 140052 A MY140052 A MY 140052A
Authority
MY
Malaysia
Prior art keywords
lead frame
ultra
package
thin micro
frame package
Prior art date
Application number
Inventor
Chan Boon Meng
Lee Kock Huat
Cheong Mun Tuck
Khor Ah Lek
Original Assignee
Carsem M Sdn Bhd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Carsem M Sdn Bhd filed Critical Carsem M Sdn Bhd
Priority to MYPI20021302 priority Critical patent/MY140052A/en
Publication of MY140052A publication Critical patent/MY140052A/en

Links

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

THE PRESENT INVENTION GENERALLY RELATES TO AN INTEGRATED CIRCUIT PACKAGE, MORE SPECIFICALLY TO AN ULTRA- THIN MICRO LEAD FRAME PACKAGE (UT-MLP). THE UT-MLP COMPRISES A LEAD FRAME (2.1) HAVING A DIE PAD (2.2) AND A PLURALITY OF LEADS (2.3). A SILICON DIE (2.4) ATTACHED TO THE DIE PAD (2.2) AND A PLURALITY OF BOND WIRE (2.5) CONNECT THE SILICON DIE (2.4) TO THE PLURALITY OF LEADS (2.3). TO COMPLETE THE PACKAGE A PLASTIC ENCAPSULATION (2.6) IS APPLIED TO THE LEAD FRAME (2.1). TO KEEP HEIGHT TO A MINIMUM THE PLASTIC ENCAPSULATION (2.6) IS APPLIED TO ONE SIDE OF THE LEAD FRAME (2.1).
MYPI20021302 2002-04-10 2002-04-10 Ultra-thin micro lead frame package MY140052A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
MYPI20021302 MY140052A (en) 2002-04-10 2002-04-10 Ultra-thin micro lead frame package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
MYPI20021302 MY140052A (en) 2002-04-10 2002-04-10 Ultra-thin micro lead frame package

Publications (1)

Publication Number Publication Date
MY140052A true MY140052A (en) 2009-11-30

Family

ID=45699682

Family Applications (1)

Application Number Title Priority Date Filing Date
MYPI20021302 MY140052A (en) 2002-04-10 2002-04-10 Ultra-thin micro lead frame package

Country Status (1)

Country Link
MY (1) MY140052A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8674488B2 (en) 2010-11-02 2014-03-18 Carsem (M) Sdn. Bhd. Light emitting diode (LED) packages

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8674488B2 (en) 2010-11-02 2014-03-18 Carsem (M) Sdn. Bhd. Light emitting diode (LED) packages

Similar Documents

Publication Publication Date Title
TW200607034A (en) Power semiconductor package
EP1237187A3 (en) Resin-encapsulated semiconductor device and method for manufacturing the same
MX9606556A (en) Manufacturing dual sided wire bonded integrated circuit chip packages using offset wire bonds and support block cavities.
TW329034B (en) IC package
WO2003075348A3 (en) Stacked die semiconductor device
WO2002071481A8 (en) Enhanced leadless chip carrier
WO2003073501A3 (en) Leadframe inductors
SG117483A1 (en) Semiconductor package for a large die
TW200512944A (en) Overmolded optical package
TW200520120A (en) Semiconductor device package and method for manufacturing same
TW200707665A (en) Semiconductor device
MY126696A (en) Structure and method of direct chip attach
TW334469B (en) Curable organosiloxane compositions and semiconductor devices
SG170096A1 (en) Integrated circuit package system with leads separated from a die paddle
TW200605981A (en) System and method for low loop wire bonding
EP1134806A3 (en) Stress reducing lead-frame for plastic encapsulation
EP1253640A3 (en) Improved leadframe-based chip scale package
TW200503221A (en) Semiconductor device having a bond pad and method therefor
SG102591A1 (en) Dual loc semiconductor assembly employing floating lead finger structure
TW200515567A (en) Chip package and electrical-connection structure between chip and substrate
TW200725861A (en) Semiconductor package and process for making the same
TW200515557A (en) Semiconductor package, method for manufacturing the same and lead frame for use in the same
WO2005124858A3 (en) Package and method for packaging an integrated circuit die
MY163963A (en) Semiconductor package having oxidation-free copper wire
TW200514216A (en) Quad flat no-lead package structure and manufacturing method thereof