MY108517A - Increasing options in mapping rom in computer memory space - Google Patents

Increasing options in mapping rom in computer memory space

Info

Publication number
MY108517A
MY108517A MYPI89001716A MYPI19891716A MY108517A MY 108517 A MY108517 A MY 108517A MY PI89001716 A MYPI89001716 A MY PI89001716A MY PI19891716 A MYPI19891716 A MY PI19891716A MY 108517 A MY108517 A MY 108517A
Authority
MY
Malaysia
Prior art keywords
page
segment
read
stored
field
Prior art date
Application number
MYPI89001716A
Inventor
W Voorhees Richard
Ellen Morel Jeanne
Steven Keener Don
Frederick Bush Gregory
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of MY108517A publication Critical patent/MY108517A/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646Configuration or reconfiguration
    • G06F12/0653Configuration or reconfiguration with centralised address assignment
    • G06F12/0661Configuration or reconfiguration with centralised address assignment and decentralised selection
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Read Only Memory (AREA)
  • Memory System (AREA)
  • Storage Device Security (AREA)
  • Television Signal Processing For Recording (AREA)

Abstract

IN ORDER TO MORE EFFECTIVELY USE READ ONLY MEMORY SPACE OF A PERSONAL COMPUTER SYSTEM, ROM CODE IS SELECTIVELY LOCATED OR MAPPED TO EITHER AN ADDRESS BOUNDARY WHICH IS AN EVEN OR ODD INTEGER MULTIPLE OF ONE HALF THE CAPACITY OF THE READ ONLY MEMORY DEVICE IN WHICH THE ROM CODE IS STORED. THE ROM CODE IS STORED IN THE READ ONLY MEMORY DEVICE IN TWO FIELDS. IN A FIRST FIELD, THE ROM CODE IS BROKEN UP INTO TWO SEGMENTS, AND THE FIRST SEGMENT PRECEDES THE SECOND SEGMENT. IN THE SECOND FIELD, THE SAME TWO SEGMENTS ARE STORED, BUT THE SECOND SEGMENT IS STORED PRECEDING THE FIRST SEGMENT. A REGISTER, FOR STORING PAGE SELECT BITS, PROVIDES AN INPUT TO AN ADDRESS DECODER AND AN INPUT TO AN ADDER, WHICH ADDS UNITY TO THE CONTENTS OF THE REGISTER AND PROVIDES ITS OUTPUTS TO THE ADDRESS DECODER AS WELL. ACCORDINGLY, THE ADDRESS DECODER WILL RESPOND TO EITHER THE PAGE WHICH IS IDENTIFIED BY THE PAGE SELECT BITS OR THE PAGE FOLLOWING THE IDENTIFIED PAGE. THE LSB OF THE PAGE SELECT BITS IS USED IN ADDRESSING THE READ ONLY MEMORY DEVICE TO SELECT BETWEEN THE FIRST FIELD (SELECTED WHEN THE LSB IS ZERO) OF THE SECOND FIELD (SELECTED WHEN THE LSB IS UNITY). (FIG. 1)
MYPI89001716A 1988-12-09 1989-12-06 Increasing options in mapping rom in computer memory space MY108517A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/281,612 US4979148A (en) 1988-12-09 1988-12-09 Increasing options in mapping ROM in computer memory space

Publications (1)

Publication Number Publication Date
MY108517A true MY108517A (en) 1996-10-31

Family

ID=23078043

Family Applications (1)

Application Number Title Priority Date Filing Date
MYPI89001716A MY108517A (en) 1988-12-09 1989-12-06 Increasing options in mapping rom in computer memory space

Country Status (14)

Country Link
US (1) US4979148A (en)
EP (1) EP0372841B1 (en)
JP (1) JPH0743669B2 (en)
KR (1) KR920005289B1 (en)
CN (1) CN1014839B (en)
AR (1) AR245832A1 (en)
AU (1) AU623457B2 (en)
BR (1) BR8906348A (en)
CA (1) CA2000009C (en)
DE (2) DE68923433T2 (en)
GB (1) GB2225884A (en)
MY (1) MY108517A (en)
NZ (1) NZ231639A (en)
PH (1) PH26617A (en)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5282172A (en) * 1991-02-22 1994-01-25 Vlsi Technology, Inc. Look-ahead circuit for fast decode of bankselect signals in EMS systems
CA2118201C (en) * 1994-10-14 2003-02-04 Patrick M. Hayden Photon windowing kernel
US6397262B1 (en) 1994-10-14 2002-05-28 Qnx Software Systems, Ltd. Window kernel
US5895480A (en) * 1995-10-10 1999-04-20 Holtek Microelectronics, Inc. Method of and means for accessing an address by respectively substracting base addresses of memory integrated circuits from an access address
EP0769746A1 (en) * 1995-10-20 1997-04-23 Symbios Logic Inc. Storage device and method accessing it
US7013340B1 (en) 2000-05-18 2006-03-14 Microsoft Corporation Postback input handling by server-side control objects
US6757900B1 (en) 2000-05-18 2004-06-29 Microsoft Corporation State management of server-side control objects
US6763453B2 (en) * 2000-12-28 2004-07-13 Intel Corporation Security on hardware loops
US7380250B2 (en) 2001-03-16 2008-05-27 Microsoft Corporation Method and system for interacting with devices having different capabilities
US7493397B1 (en) 2001-06-06 2009-02-17 Microsoft Corporation Providing remote processing services over a distributed communications network
US6944797B1 (en) 2001-06-07 2005-09-13 Microsoft Corporation Method and system for tracing
US6915454B1 (en) 2001-06-12 2005-07-05 Microsoft Corporation Web controls validation
US7162723B2 (en) * 2001-06-29 2007-01-09 Microsoft Corporation ASP.NET HTTP runtime
US7594001B1 (en) 2001-07-06 2009-09-22 Microsoft Corporation Partial page output caching
US7216294B2 (en) 2001-09-04 2007-05-08 Microsoft Corporation Method and system for predicting optimal HTML structure without look-ahead
US7428725B2 (en) 2001-11-20 2008-09-23 Microsoft Corporation Inserting devices specific content
US7574653B2 (en) 2002-10-11 2009-08-11 Microsoft Corporation Adaptive image formatting control
US7596782B2 (en) 2003-10-24 2009-09-29 Microsoft Corporation Software build extensibility
US7890604B2 (en) 2004-05-07 2011-02-15 Microsoft Corproation Client-side callbacks to server events
US8065600B2 (en) 2004-05-14 2011-11-22 Microsoft Corporation Systems and methods for defining web content navigation
US7464386B2 (en) 2004-05-17 2008-12-09 Microsoft Corporation Data controls architecture
US7530058B2 (en) 2004-05-28 2009-05-05 Microsoft Corporation Non-compile pages
US8156448B2 (en) 2004-05-28 2012-04-10 Microsoft Corporation Site navigation and site navigation data source

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3440615A (en) * 1966-08-22 1969-04-22 Ibm Overlapping boundary storage
US3921144A (en) * 1971-05-18 1975-11-18 Ibm Odd/even boundary address alignment system
US4037215A (en) * 1976-04-30 1977-07-19 International Business Machines Corporation Key controlled address relocation translation system
US4374411A (en) * 1980-02-14 1983-02-15 Hayes Microcomputer Products, Inc. Relocatable read only memory
US4378591A (en) * 1980-12-31 1983-03-29 Honeywell Information Systems Inc. Memory management unit for developing multiple physical addresses in parallel for use in a cache memory
US4363095A (en) * 1980-12-31 1982-12-07 Honeywell Information Systems Inc. Hit/miss logic for a cache memory
US4443847A (en) * 1981-02-05 1984-04-17 International Business Machines Corporation Page addressing mechanism
DE3148761C2 (en) * 1981-12-09 1985-08-22 Siemens AG, 1000 Berlin und 8000 München Circuit arrangement for addressing different memory units in a microcomputer system
US4507731A (en) * 1982-11-01 1985-03-26 Raytheon Company Bidirectional data byte aligner
US4649471A (en) * 1983-03-01 1987-03-10 Thomson Components-Mostek Corporation Address-controlled automatic bus arbitration and address modification
US4630230A (en) * 1983-04-25 1986-12-16 Cray Research, Inc. Solid state storage device
CA1213068A (en) * 1983-04-26 1986-10-21 Tandy Corporation Expandable mapped memory control
US4485457A (en) * 1983-05-31 1984-11-27 Cbs Inc. Memory system including RAM and page switchable ROM
US4675808A (en) * 1983-08-08 1987-06-23 American Telephone And Telegraph Company At&T Bell Laboratories Multiplexed-address interface for addressing memories of various sizes
NZ209664A (en) * 1983-09-29 1987-05-29 Tandem Computers Inc Memory board address assignments: automatic reconfiguration
JPS60251403A (en) * 1984-05-28 1985-12-12 Hitachi Ltd Digital processor
EP0179981B1 (en) * 1984-10-26 1992-08-26 International Business Machines Corporation Data processing apparatus with fixed address space and variable memory
US4744053A (en) * 1985-07-22 1988-05-10 General Instrument Corp. ROM with mask programmable page configuration
US4740916A (en) * 1985-12-19 1988-04-26 International Business Machines Corporation Reconfigurable contiguous address space memory system including serially connected variable capacity memory modules and a split address bus
US4761736A (en) * 1986-01-02 1988-08-02 Commodore Business Machines, Inc. Memory management unit for addressing an expanded memory in groups of non-contiguous blocks
GB2203869B (en) * 1987-04-17 1991-10-23 Apple Computer Computer resource configuration method and apparatus

Also Published As

Publication number Publication date
JPH02201669A (en) 1990-08-09
DE68923433T2 (en) 1996-03-07
NZ231639A (en) 1992-03-26
EP0372841A2 (en) 1990-06-13
CA2000009A1 (en) 1990-06-09
GB8927950D0 (en) 1990-02-14
CN1014839B (en) 1991-11-20
JPH0743669B2 (en) 1995-05-15
US4979148A (en) 1990-12-18
DE3940302C2 (en) 1993-02-25
GB2225884A (en) 1990-06-13
AR245832A1 (en) 1994-02-28
KR920005289B1 (en) 1992-06-29
CA2000009C (en) 1994-02-01
BR8906348A (en) 1990-08-21
CN1043401A (en) 1990-06-27
EP0372841B1 (en) 1995-07-12
PH26617A (en) 1992-08-19
EP0372841A3 (en) 1991-06-12
DE3940302A1 (en) 1990-06-13
KR910012925A (en) 1991-08-08
AU4609089A (en) 1990-06-14
AU623457B2 (en) 1992-05-14
DE68923433D1 (en) 1995-08-17

Similar Documents

Publication Publication Date Title
MY108517A (en) Increasing options in mapping rom in computer memory space
GB1413739A (en) Address conversion units and data processing systems embodying the same
JPH04319747A (en) Address converting mechanism
KR920020321A (en) Flexible N-way memory interleaving method and apparatus
CA2265180A1 (en) Contents addressable memory circuit for retrieval operation in units of data blocks
US4847759A (en) Register selection mechanism and organization of an instruction prefetch buffer
KR840005234A (en) Address translation control method
EP0920136A3 (en) Huffman code decoding circuit
KR850002617A (en) Microcomputer Memory Paging System
KR850002716A (en) Pulse Code Modulated Translator
KR950016004A (en) Discrete Cosine Inverter
KR900002646A (en) Character Generator Suitable for Teletext Decoder
JPS5616982A (en) Buffer memory control system
DE3572553D1 (en) Data-processing systems with virtual storage addressing for a plurality of users
SU1564633A1 (en) Device for addressing immediate-access memory
ES2127229T3 (en) TAX AMBIGUITY RESOLUTION TO CONTROL AN ELASTIC MEMORY.
JPS5758280A (en) Method for making memory address
SU972598A1 (en) Self-checking storage
KR100215903B1 (en) Read/write circuit for memory
KR950010945B1 (en) Apparatus for interfacing between different addressing mode devices
SU1140167A1 (en) Versions of storage
KR880008140A (en) Integrated Circuits for Digital Signal Processing
JPS56101684A (en) Information processing system
JPH0298756A (en) Address converter for virtual storage
JPS643780A (en) Access system for memory