MX378545B - Aumento de protocolo de coherencia para indicar estado de transaccion. - Google Patents

Aumento de protocolo de coherencia para indicar estado de transaccion.

Info

Publication number
MX378545B
MX378545B MX2016011905A MX2016011905A MX378545B MX 378545 B MX378545 B MX 378545B MX 2016011905 A MX2016011905 A MX 2016011905A MX 2016011905 A MX2016011905 A MX 2016011905A MX 378545 B MX378545 B MX 378545B
Authority
MX
Mexico
Prior art keywords
remote
transaction status
processor
coherence protocol
transaction
Prior art date
Application number
MX2016011905A
Other languages
English (en)
Other versions
MX2016011905A (es
Inventor
Fadi Yusuf Busaba
Iii Harold Wade Cain
Christian Jacobi
Michael Karl Gschwind
Eric Mark Schwarz
Timothy Slegel
Valentina Salapura
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of MX2016011905A publication Critical patent/MX2016011905A/es
Publication of MX378545B publication Critical patent/MX378545B/es

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30087—Synchronisation or serialisation instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3834—Maintaining memory consistency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
    • G06F9/3858—Result writeback, i.e. updating the architectural state or memory
    • G06F9/38585—Result writeback, i.e. updating the architectural state or memory with result invalidation, e.g. nullification
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/466—Transaction processing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1016—Performance improvement
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/62—Details of cache specific to multiprocessor cache arrangements
    • G06F2212/621—Coherency control relating to peripheral accessing, e.g. from DMA or I/O device

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Executing Machine-Instructions (AREA)
  • Debugging And Monitoring (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Advance Control (AREA)
  • Communication Control (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)

Abstract

Las modalidades se relacionan con la implementación de un protocolo de coherencia. Un aspecto incluye enviar una petición de datos a un procesador remoto y recibir por medio de un procesador una respuesta del procesador remoto. La respuesta tiene un estado de transición de una transacción remota en el procesador remoto. El procesador agrega el estado de transacción de la transacción remota en el procesador remoto en la tabla de seguimiento de interferencia de transacción local.
MX2016011905A 2014-03-14 2015-03-11 Aumento de protocolo de coherencia para indicar estado de transaccion. MX378545B (es)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/212,217 US9817693B2 (en) 2014-03-14 2014-03-14 Coherence protocol augmentation to indicate transaction status
PCT/EP2015/055019 WO2015135967A1 (en) 2014-03-14 2015-03-11 Coherence protocol augmentation to indicate transaction status

Publications (2)

Publication Number Publication Date
MX2016011905A MX2016011905A (es) 2016-12-02
MX378545B true MX378545B (es) 2025-03-06

Family

ID=52684217

Family Applications (1)

Application Number Title Priority Date Filing Date
MX2016011905A MX378545B (es) 2014-03-14 2015-03-11 Aumento de protocolo de coherencia para indicar estado de transaccion.

Country Status (16)

Country Link
US (2) US9817693B2 (es)
EP (1) EP3117323B1 (es)
JP (1) JP6490092B2 (es)
KR (1) KR101843671B1 (es)
CN (1) CN106133705B (es)
AU (1) AU2015228889B2 (es)
BR (1) BR112016021217B1 (es)
CA (1) CA2940915C (es)
ES (1) ES2764954T3 (es)
IL (1) IL247803B (es)
MX (1) MX378545B (es)
RU (1) RU2665306C2 (es)
SG (1) SG11201606098YA (es)
TW (1) TWI652574B (es)
WO (1) WO2015135967A1 (es)
ZA (1) ZA201606670B (es)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9817693B2 (en) * 2014-03-14 2017-11-14 International Business Machines Corporation Coherence protocol augmentation to indicate transaction status
US9639276B2 (en) 2015-03-27 2017-05-02 Intel Corporation Implied directory state updates
GB2539641B (en) * 2015-06-11 2019-04-03 Advanced Risc Mach Ltd Coherency between a data processing device and interconnect
CN108475234B (zh) * 2015-11-04 2022-07-12 三星电子株式会社 多处理器系统及其方法
US20180004521A1 (en) * 2016-07-01 2018-01-04 Intel Corporation Processors, methods, and systems to identify stores that cause remote transactional execution aborts
KR101946135B1 (ko) * 2017-01-11 2019-02-08 울산과학기술원 비휘발성 메모리를 이용하는 데이터베이스 관리 시스템 및 방법
US10521351B2 (en) 2017-01-12 2019-12-31 International Business Machines Corporation Temporarily suppressing processing of a restrained storage operand request
US10621090B2 (en) 2017-01-12 2020-04-14 International Business Machines Corporation Facility for extending exclusive hold of a cache line in private cache
US10585800B2 (en) 2017-06-16 2020-03-10 International Business Machines Corporation Reducing cache transfer overhead in a system
US20180365070A1 (en) * 2017-06-16 2018-12-20 International Business Machines Corporation Dynamic throttling of broadcasts in a tiered multi-node symmetric multiprocessing computer system
EP3462312B1 (en) 2017-09-29 2022-08-17 ARM Limited Permitting unaborted processing of transaction after exception mask update instruction
US10996888B2 (en) * 2017-10-31 2021-05-04 Qualcomm Incorporated Write credits management for non-volatile memory
US12505275B2 (en) * 2017-11-22 2025-12-23 Siemens Industry Software Inc. Communication protocols design verification through database systems for hardware-based emulation platforms
CN108427576B (zh) * 2018-02-12 2022-04-01 华夏芯（北京）通用处理器技术有限公司 一种免受Spectre攻击的高性能推测执行算法
GB2572578B (en) * 2018-04-04 2020-09-16 Advanced Risc Mach Ltd Cache annotations to indicate specultative side-channel condition
US10877895B2 (en) * 2018-08-27 2020-12-29 Qualcomm Incorporated Method, apparatus, and system for prefetching exclusive cache coherence state for store instructions
KR102165860B1 (ko) 2018-12-31 2020-10-14 성균관대학교산학협력단 슬로티드 페이지의 더블 헤더 로깅 방법 및 데이터베이스 장치
JP2020135391A (ja) 2019-02-19 2020-08-31 キオクシア株式会社 メモリシステム
US11914511B2 (en) 2020-06-22 2024-02-27 Apple Inc. Decoupling atomicity from operation size
CN112118296B (zh) * 2020-08-30 2023-12-29 浪潮金融信息技术有限公司 一种基于mqtt协议的物联网文件传输方法
US20210011864A1 (en) * 2020-09-25 2021-01-14 Francesc Guim Bernat System, apparatus and methods for dynamically providing coherent memory domains
CN112417043B (zh) * 2020-11-19 2024-08-27 百果园技术(新加坡)有限公司 数据处理系统及方法
US12308072B2 (en) * 2021-03-10 2025-05-20 Invention And Collaboration Laboratory Pte. Ltd. Integrated scaling and stretching platform for optimizing monolithic integration and/or heterogeneous integration in a single semiconductor die
US11899589B2 (en) * 2021-06-22 2024-02-13 Samsung Electronics Co., Ltd. Systems, methods, and devices for bias mode management in memory systems
US12292807B2 (en) * 2021-12-08 2025-05-06 Hcl Technologies Limited Method and system for performing dataload protocol operation testing in an avionics unit

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2727222B1 (fr) 1994-11-21 1996-12-27 Cit Alcatel Protocole transactionnel, et systeme pour la mise en oeuvre de ce protocole
GB2302966A (en) 1995-06-30 1997-02-05 Ibm Transaction processing with a reduced-kernel operating system
US6697935B1 (en) * 1997-10-23 2004-02-24 International Business Machines Corporation Method and apparatus for selecting thread switch events in a multithreaded processor
US6567839B1 (en) * 1997-10-23 2003-05-20 International Business Machines Corporation Thread switch control in a multithreaded processor system
US6081874A (en) * 1998-09-29 2000-06-27 International Business Machines Corporation Non-uniform memory access (NUMA) data processing system that speculatively issues requests on a node interconnect
US6449699B2 (en) 1999-03-29 2002-09-10 International Business Machines Corporation Apparatus and method for partitioned memory protection in cache coherent symmetric multiprocessor systems
US6484240B1 (en) 1999-07-30 2002-11-19 Sun Microsystems, Inc. Mechanism for reordering transactions in computer systems with snoop-based cache consistency protocols
US6349361B1 (en) 2000-03-31 2002-02-19 International Business Machines Corporation Methods and apparatus for reordering and renaming memory references in a multiprocessor computer system
US6990559B2 (en) 2002-10-03 2006-01-24 Hewlett-Packard Development Company, L.P. Mechanism for resolving ambiguous invalidates in a computer system
US7398355B1 (en) 2003-02-13 2008-07-08 Sun Microsystems, Inc. Avoiding locks by transactionally executing critical sections
US7421544B1 (en) 2005-04-04 2008-09-02 Sun Microsystems, Inc. Facilitating concurrent non-transactional execution in a transactional memory system
US8099538B2 (en) * 2006-03-29 2012-01-17 Intel Corporation Increasing functionality of a reader-writer lock
US8924653B2 (en) * 2006-10-31 2014-12-30 Hewlett-Packard Development Company, L.P. Transactional cache memory system
US7827357B2 (en) * 2007-07-31 2010-11-02 Intel Corporation Providing an inclusive shared cache among multiple core-cache clusters
US8402464B2 (en) 2008-12-01 2013-03-19 Oracle America, Inc. System and method for managing contention in transactional memory using global execution data
US8627017B2 (en) * 2008-12-30 2014-01-07 Intel Corporation Read and write monitoring attributes in transactional memory (TM) systems
US8250331B2 (en) 2009-06-26 2012-08-21 Microsoft Corporation Operating system virtual memory management for hardware transactional memory
US9569254B2 (en) * 2009-07-28 2017-02-14 International Business Machines Corporation Automatic checkpointing and partial rollback in software transaction memory
US8516202B2 (en) * 2009-11-16 2013-08-20 International Business Machines Corporation Hybrid transactional memory system (HybridTM) and method
US8402218B2 (en) 2009-12-15 2013-03-19 Microsoft Corporation Efficient garbage collection and exception handling in a hardware accelerated transactional memory system
US20120227045A1 (en) * 2009-12-26 2012-09-06 Knauth Laura A Method, apparatus, and system for speculative execution event counter checkpointing and restoring
US8719828B2 (en) * 2011-10-14 2014-05-06 Intel Corporation Method, apparatus, and system for adaptive thread scheduling in transactional memory systems
US20130159653A1 (en) * 2011-12-20 2013-06-20 Martin T. Pohlack Predictive Lock Elision
WO2013101078A1 (en) * 2011-12-29 2013-07-04 Intel Corporation Support for speculative ownership without data
US9336046B2 (en) * 2012-06-15 2016-05-10 International Business Machines Corporation Transaction abort processing
US9396115B2 (en) 2012-08-02 2016-07-19 International Business Machines Corporation Rewind only transactions in a data processing system supporting transactional storage accesses
US9817693B2 (en) * 2014-03-14 2017-11-14 International Business Machines Corporation Coherence protocol augmentation to indicate transaction status

Also Published As

Publication number Publication date
US9971626B2 (en) 2018-05-15
RU2016126977A (ru) 2018-04-16
SG11201606098YA (en) 2016-08-30
CN106133705A (zh) 2016-11-16
TWI652574B (zh) 2019-03-01
AU2015228889A1 (en) 2016-08-04
BR112016021217A2 (es) 2017-08-15
ES2764954T3 (es) 2020-06-05
KR101843671B1 (ko) 2018-03-29
CA2940915C (en) 2022-10-11
US20150261676A1 (en) 2015-09-17
CN106133705B (zh) 2019-02-22
EP3117323B1 (en) 2019-12-04
IL247803B (en) 2019-03-31
RU2665306C2 (ru) 2018-08-28
US20150261564A1 (en) 2015-09-17
WO2015135967A1 (en) 2015-09-17
MX2016011905A (es) 2016-12-02
BR112016021217B1 (pt) 2022-08-09
KR20160088432A (ko) 2016-07-25
ZA201606670B (en) 2018-05-30
AU2015228889B2 (en) 2018-02-01
TW201610677A (zh) 2016-03-16
CA2940915A1 (en) 2015-09-17
JP2017514206A (ja) 2017-06-01
JP6490092B2 (ja) 2019-03-27
EP3117323A1 (en) 2017-01-18
US9817693B2 (en) 2017-11-14

Similar Documents

Publication Publication Date Title
MX378545B (es) Aumento de protocolo de coherencia para indicar estado de transaccion.
Liu New results on the positive almost periodic solutions for a model of hematopoiesis
TWD184088S (zh) 電子裝置
TWD174313S (zh) 電源及資料連接器之部分
TWD169968S (zh) 電子裝置之部分
TWD170641S (zh) 生物感測器腕帶
TWD162093S (zh) 電腦
TWD181983S (zh) 監視攝影機之部分
TWD180908S (zh) 平板電腦之部分
TWD181612S (zh) 平板電腦之部分
WO2016106132A3 (en) Systems and methods of determining locations of medical devices relative to wearable devices
TWD170660S (zh) 監視攝影機之部分
TWD172546S (zh) 食物處理機
TWD181982S (zh) 監視攝影機之部分
MX382524B (es) Configuracion de dispositivos de terminal.
MX2015011837A (es) Co-cristale de pirimetanil y tetracarboximida de ditiina seleccionada.
TWD177613S (zh) 雲端運算裝置
IN2013CH05264A (es)
JP2016051980A5 (ja) 画像共有サーバ
TWD176968S (zh) 線圈
TWD175062S (zh) 行動電子裝置之部分
TWD181308S (zh) 監視攝影機之部分
TWD176969S (zh) 線圈
TWD175782S (zh) 緩衝器
TWD185813S (zh) 監視攝影機