MX2015002913A - Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 4/15 and 256-symbol mapping, and bit interleaving method using same. - Google Patents
Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 4/15 and 256-symbol mapping, and bit interleaving method using same.Info
- Publication number
- MX2015002913A MX2015002913A MX2015002913A MX2015002913A MX2015002913A MX 2015002913 A MX2015002913 A MX 2015002913A MX 2015002913 A MX2015002913 A MX 2015002913A MX 2015002913 A MX2015002913 A MX 2015002913A MX 2015002913 A MX2015002913 A MX 2015002913A
- Authority
- MX
- Mexico
- Prior art keywords
- bit
- codeword
- length
- parity check
- low
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2792—Interleaver wherein interleaving is performed jointly with another technique such as puncturing, multiplexing or routing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
- H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
- H03M13/271—Row-column interleaver with permutations, e.g. block interleaving with inter-row, inter-column, intra-row or intra-column permutations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6522—Intended application, e.g. transmission or communication standard
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Multimedia (AREA)
- Error Detection And Correction (AREA)
Abstract
A bit interleaver, a bit-interleaved coded modulation (BICM) device and a bit interleaving method are disclosed herein. The bit interleaver includes a first memory, a processor, and a second memory. The first memory stores a low-density parity check (LDPC) codeword having a length of 64800 and a code rate of 4/15. The processor generates an interleaved codeword by interleaving the LDPC codeword on a bit group basis. The size of the bit group corresponds to a parallel factor of the LDPC codeword. The second memory provides the interleaved codeword to a modulator for 256-symbol mapping.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR20140026681 | 2014-03-06 | ||
KR1020150009440A KR102260758B1 (en) | 2014-03-06 | 2015-01-20 | Bit interleaver for 256-symbol mapping and low density parity check codeword with 64800 length, 4/15 rate, and method using the same |
Publications (1)
Publication Number | Publication Date |
---|---|
MX2015002913A true MX2015002913A (en) | 2015-09-07 |
Family
ID=54244657
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MX2016011418A MX364871B (en) | 2014-03-06 | 2015-03-05 | Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 4/15 and 256-symbol mapping, and bit interleaving method using same. |
MX2016011415A MX350409B (en) | 2014-03-06 | 2015-03-05 | Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 4/15 and 256-symbol mapping, and bit interleaving method using same. |
MX2015002913A MX2015002913A (en) | 2014-03-06 | 2015-03-05 | Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 4/15 and 256-symbol mapping, and bit interleaving method using same. |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MX2016011418A MX364871B (en) | 2014-03-06 | 2015-03-05 | Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 4/15 and 256-symbol mapping, and bit interleaving method using same. |
MX2016011415A MX350409B (en) | 2014-03-06 | 2015-03-05 | Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 4/15 and 256-symbol mapping, and bit interleaving method using same. |
Country Status (2)
Country | Link |
---|---|
KR (2) | KR102260758B1 (en) |
MX (3) | MX364871B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7077629B2 (en) * | 2018-01-18 | 2022-05-31 | ソニーグループ株式会社 | Transmitter, transmitter, receiver, and receiver |
JP7077630B2 (en) * | 2018-01-18 | 2022-05-31 | ソニーグループ株式会社 | Transmitter, transmitter, receiver, and receiver |
KR20230162577A (en) | 2022-05-20 | 2023-11-28 | 주식회사 엘지화학 | Positive electrode active material and preparing method for the same |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5630282B2 (en) * | 2011-01-19 | 2014-11-26 | ソニー株式会社 | Data processing apparatus and data processing method |
-
2015
- 2015-01-20 KR KR1020150009440A patent/KR102260758B1/en active IP Right Grant
- 2015-03-05 MX MX2016011418A patent/MX364871B/en unknown
- 2015-03-05 MX MX2016011415A patent/MX350409B/en unknown
- 2015-03-05 MX MX2015002913A patent/MX2015002913A/en not_active Application Discontinuation
-
2022
- 2022-04-29 KR KR1020220053788A patent/KR102536693B1/en active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
KR20150105191A (en) | 2015-09-16 |
KR102260758B1 (en) | 2021-06-07 |
MX350409B (en) | 2017-09-06 |
KR20220062249A (en) | 2022-05-16 |
KR102536693B1 (en) | 2023-05-26 |
MX364871B (en) | 2019-05-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MX2019005428A (en) | Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 4/15 and 256-symbol mapping, and bit interleaving method using same. | |
MX2020003772A (en) | Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 5/15 and 64-symbol mapping, and bit interleaving method using same. | |
MX2020003791A (en) | Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 10/15 and 256-symbol mapping, and bit interleaving method using same. | |
MX2020003792A (en) | Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 4/15 and 16-symbol mapping, and bit interleaving method using same. | |
MX371227B (en) | Transmitting apparatus and interleaving method thereof. | |
MX2019008372A (en) | Transmitting apparatus and interleaving method thereof. | |
MX2019014467A (en) | Transmitting apparatus and interleaving method thereof. | |
MX2019014455A (en) | Transmitting apparatus and interleaving method thereof. | |
MX2019014724A (en) | Transmitting apparatus and interleaving method thereof. | |
MX2019014456A (en) | Transmitting apparatus and interleaving method thereof. | |
MX364871B (en) | Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 4/15 and 256-symbol mapping, and bit interleaving method using same. | |
MX2015006530A (en) | Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 3/15 and 64-symbol mapping, and bit interleaving method using same. | |
MX350601B (en) | Low density parity check encoder having length of 64800 and code rate of 4/15, and low density parity check encoding method using the same. | |
MX345595B (en) | Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 5/15 and 64-symbol mapping, and bit interleaving method using same. | |
MX2015006532A (en) | Bit interleaver for low-density parity check codeword having length of 16200 and code rate of10/15 and 256-symbol mapping, and bit interleaving method using same. | |
MX2015006529A (en) | Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 4/15 and 16-symbol mapping, and bit interleaving method using same. | |
MX349291B (en) | Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 3/15 and quadrature phase shift keying, and bit interleaving method using same. | |
MX345597B (en) | Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 7/15 and quadrature phase shift keying, and bit interleaving method using same. | |
MX350607B (en) | Low density parity check encoder having length of 16200 and code rate of 4/15, and low density parity check encoding method using the same. | |
MX2014012116A (en) | Low density parity check encoder having length of 64800 and code rate of 2/15, and low density parity check encoding method using the same. | |
MX350603B (en) | Low density parity check encoder having length of 64800 and code rate of 5/15, and low density parity check encoding method using the same. | |
MX350313B (en) | Low density parity check encoder having length of 16200 and code rate of 2/15, and low density parity check encoding method using the same. | |
MX2014012117A (en) | Low density parity check encoder having length of 64800 and code rate of 3/15, and low density parity check encoding method using the same. | |
MX350606B (en) | Low density parity check encoder having length of 16200 and code rate of 3/15, and low density parity check encoding method using the same. | |
MX2014012115A (en) | Low density parity check encoder having length of 16200 and code rate of 5/15, and low density parity check encoding method using the same. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FA | Abandonment or withdrawal |