KR970056266A - Booting Control System of Electronic Switching System using Ethernet - Google Patents

Booting Control System of Electronic Switching System using Ethernet Download PDF

Info

Publication number
KR970056266A
KR970056266A KR1019950050869A KR19950050869A KR970056266A KR 970056266 A KR970056266 A KR 970056266A KR 1019950050869 A KR1019950050869 A KR 1019950050869A KR 19950050869 A KR19950050869 A KR 19950050869A KR 970056266 A KR970056266 A KR 970056266A
Authority
KR
South Korea
Prior art keywords
error
booting
ethernet
checking
control system
Prior art date
Application number
KR1019950050869A
Other languages
Korean (ko)
Other versions
KR0168946B1 (en
Inventor
차영준
김재명
조주현
Original Assignee
양승택
한국전자통신연구원
이준
한국전기통신공사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 양승택, 한국전자통신연구원, 이준, 한국전기통신공사 filed Critical 양승택
Priority to KR1019950050869A priority Critical patent/KR0168946B1/en
Publication of KR970056266A publication Critical patent/KR970056266A/en
Application granted granted Critical
Publication of KR0168946B1 publication Critical patent/KR0168946B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stored Programmes (AREA)
  • Computer And Data Communications (AREA)

Abstract

본 발명은 전전자 교환기의 제어계를 이더넷을 통하여 부팅하는 방법에 관한 것으로, 전전자 교환기의 제어계에 이더넷보드를 추가하여 이를 통해 부팅을 수행하는 제어계 부팅 방법을 제공하기 위하여, 로드 요구 신호를 전송하여 응답 확인 신호(ACK), 화일의 헤드 부분, 황리의 데이타 부분, 제어 동작(control action)을 수신하여 오류가 없으면 제어 동작이 로딩 모듈의 부팅을 의미하는지를 검사하는 제1단계(21 내지 33); 부팅을 의미하면 이더넷을 통하여 부팅을 수행하는 제2단계(34); 및 부팅을 의미하지 않으면 다른 화일을 로딩받기 위하여 처음 로드 요구 신호를 전송하는 과정(21)으로 천이하는 제3단계를 포함하여 운영 체계개발자들은 손쉽게 여러 버젼의 운영 체계를 테스트 할 수 있음으로 그 시간과 노력을 절약하여 개발 효율을 향상시키고, 하드디스크의 고장시나 하드디스크가 없는 제어계를 이더넷을 통하여 부팅할 수 있도록 함으로서 테스트 장치의 구성을 손쉽게 할 수 있는 효과가 있다.The present invention relates to a method of booting a control system of an electronic switchgear through Ethernet, and to provide a control system booting method for booting by adding an Ethernet board to the control system of the electronic switchgear, by transmitting a load request signal A first step (21 to 33) of receiving a response acknowledgment signal (ACK), a head portion of a file, a data portion of a discrepancy, and a control action to check if the control action means booting of the loading module if there is no error; A second step 34 of performing booting through Ethernet if it means booting; And the third step, which transitions to the process of transmitting the first load request signal (21) in order to load another file if it does not mean booting, so that operating system developers can easily test different versions of the operating system at that time. The development efficiency can be improved by saving effort and effort, and the configuration of the test device can be easily performed by enabling the booting of a control system without a hard disk or a hard disk via Ethernet.

Description

이더넷을 이용한 전전자 교환기의 제어계 부팅 방법Booting Control System of Electronic Switching System using Ethernet

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1A도는 본 발명이 적용되는 전전자 교환기의 전체 구성도.1A is an overall configuration diagram of an electron exchanger to which the present invention is applied.

제1B도는 전전자 교환기의 제어계중 OMP의 이더넷 접속 구성도.1B is an Ethernet connection diagram of an OMP in a control system of an electronic switching system.

제2도는 본 발명에 따른 흐름도.2 is a flow chart in accordance with the present invention.

Claims (2)

호스트(15)가 이더넷망(14)를 통하여 연결된 전전자 교환기(11,12,13)에 적용되는 부팅 방법에 있어서, 로드 요구 신호를 전송하여 응답 확인 신호(ACK), 확인의 헤드 부분, 화일의 데이타 부분, 제어 동작(control action)을 수신하여 오류가 없으면 제어 동작이 로딩 모듈의 부팅을 의미하는지를 검사하는 제1단계(21 내지 33); 상기 제1단계(21 내지 33)의 검사 결과, 부팅을 의미하면 이더넷을 통하여 부팅을 수행하는 제2단계(34); 및 상기 제1단계(21 내지 33)의 검사 결과, 부팅을 의미하지 않으면 다른 화일을 로딩받기 위하여 처음 로드 요구 신호를 전송하는 과정(21)으로 천이하는 제3단계를 포함하는 것을 특징으로 하는 제어계 부팅 방법.In the booting method in which the host 15 is applied to the electronic switchboards 11, 12, and 13 connected through the Ethernet network 14, a load request signal is transmitted to transmit a response acknowledgment signal (ACK), a head portion of the acknowledgment, and a file. A first step (21 to 33) of receiving a data portion of the control action and checking if the control action means booting of the loading module if there is no error; A second step (34) of performing booting through Ethernet if booting means as a result of the test of the first step (21 to 33); And a third step of transitioning to a step 21 of transmitting a first load request signal in order to load another file if it does not mean booting, as a result of the inspection of the first steps 21 to 33. Boot way. 제1항에 있어서, 상기 제1단계(21 내지 33)는, 로드 요구 신호를 상기 호스트(15)로 전송하여 상기 호스트(15)로부터 응답 확인 신호(ACK)룰 수신하여 오류를 검사하는 제4단계(21,22); 상기 제4단계(21,22)의 오류 검사 결과, 오류가 있으면 에러 처리 루틴을 수행하고, 오류가 없으면 화일의 헤드 부분을 수신하여 오류를 검사하는 제5단계(23 내지 25); 상기 제5단계(23 내지 25)의 오류 검사 결과, 오류가 있으면 에러 처리 루틴을 수행하고, 오류가 없으면 화일의 데이타 부분을 수신하여 오류를 검사하는 제6단계(26 내지 28); 상기 제6단계(26 내지 28)의 오류 검사 결과, 오류가 있으면 에어 처리 루틴을 수행하고, 오류가 없으면 제어 동작(control action)을 수신하여 오류를 검사하는 제7단계(29 내지 31); 및 상기 제7단계(29 내지 31)의 오류 검사 결과, 오류가 있으면 에러 처리 루틴을 수행하고, 오류가 없으면 제어 동작이 로딩 모듈의 부팅을 의미하는지를 검사하는 제8단계(32,33)를 포함하는 것을 특징으로 하는 제어계 부팅 방법.The method of claim 1, wherein the first steps 21 to 33 are performed by transmitting a load request signal to the host 15 to receive an acknowledgment signal from the host 15 to check an error. Steps 21 and 22; A fifth step (23 to 25) of performing an error processing routine if there is an error as a result of the error checking in the fourth step (21, 22), and receiving the head portion of the file and checking the error if there is no error; A sixth step (26 to 28) of performing an error processing routine if there is an error as a result of the error checking of the fifth step (23 to 25) and receiving a data portion of the file and checking the error if there is no error; A seventh step (29 to 31) of performing an air processing routine if there is an error as a result of the error checking in the sixth step (26 to 28), and receiving a control action if there is no error; And an eighth step (32, 33) of performing the error processing routine if there is an error as a result of the error checking of the seventh step (29 to 31) and checking whether the control operation means booting of the loading module if there is no error. Control system boot method, characterized in that. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950050869A 1995-12-16 1995-12-16 Method for booting control part of full electron switch by using ethernet KR0168946B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950050869A KR0168946B1 (en) 1995-12-16 1995-12-16 Method for booting control part of full electron switch by using ethernet

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950050869A KR0168946B1 (en) 1995-12-16 1995-12-16 Method for booting control part of full electron switch by using ethernet

Publications (2)

Publication Number Publication Date
KR970056266A true KR970056266A (en) 1997-07-31
KR0168946B1 KR0168946B1 (en) 1999-02-01

Family

ID=19440710

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950050869A KR0168946B1 (en) 1995-12-16 1995-12-16 Method for booting control part of full electron switch by using ethernet

Country Status (1)

Country Link
KR (1) KR0168946B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20000050429A (en) * 1999-01-08 2000-08-05 김영환 Apparatus for ethernet communication in digital exchange system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20000050429A (en) * 1999-01-08 2000-08-05 김영환 Apparatus for ethernet communication in digital exchange system

Also Published As

Publication number Publication date
KR0168946B1 (en) 1999-02-01

Similar Documents

Publication Publication Date Title
US20070055911A1 (en) A Method and System for Automatically Generating a Test-Case
EP0479230A3 (en) Recovery method and apparatus for a pipelined processing unit of a multiprocessor system
KR970007654A (en) Method and apparatus for data transmission in a controller
CN115017845A (en) Bus driving type chip simulation excitation model for IP unit level verification
CN109710479B (en) Processing method, first device and second device
US6263305B1 (en) Software development supporting system and ROM emulation apparatus
KR970056266A (en) Booting Control System of Electronic Switching System using Ethernet
US6957179B2 (en) On-chip emulator communication
US7020600B2 (en) Apparatus and method for improvement of communication between an emulator unit and a host device
JPH11272494A (en) Debug/co-simulation system for wide band switch firmware
KR100768436B1 (en) Emulating assistant board
Li et al. Research of “Stub” remote debugging technique
US20050108501A1 (en) Systems and methods for identifying unending transactions
JPS5875256A (en) Monitoring system for execution instruction processing state
CN113986461A (en) Intrusive semi-localization simulation method for system call on target processor
JPH11232091A (en) Data processing method and device and information storage medium
JP2734992B2 (en) Information processing device
JP2754982B2 (en) Simulated circuit
Luo et al. A Development And Test Environment for Automotive LIN Network
KR940023126A (en) How to monitor and report the bus access status of the device board of the electronic switchboard
CN115756997A (en) Method for improving data transmission rate of SoC or ASIC hybrid verification
KR960025818A (en) Data downloading method using high speed communication line
JPH10312342A (en) Test system for adapter and parity function testing method for adapter
KR940015856A (en) How to install a user-level SCSI device driver
KR910009024A (en) Electronic exchange test environment system

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070919

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee