KR970056067A - Time Slot (TSX) Signal Error Detector in Optical Transmission Devices - Google Patents

Time Slot (TSX) Signal Error Detector in Optical Transmission Devices Download PDF

Info

Publication number
KR970056067A
KR970056067A KR1019950050671A KR19950050671A KR970056067A KR 970056067 A KR970056067 A KR 970056067A KR 1019950050671 A KR1019950050671 A KR 1019950050671A KR 19950050671 A KR19950050671 A KR 19950050671A KR 970056067 A KR970056067 A KR 970056067A
Authority
KR
South Korea
Prior art keywords
signal
level error
clock
predetermined
clock signal
Prior art date
Application number
KR1019950050671A
Other languages
Korean (ko)
Other versions
KR100207652B1 (en
Inventor
함승재
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950050671A priority Critical patent/KR100207652B1/en
Publication of KR970056067A publication Critical patent/KR970056067A/en
Application granted granted Critical
Publication of KR100207652B1 publication Critical patent/KR100207652B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
    • H04B10/07—Arrangements for monitoring or testing transmission systems; Arrangements for fault measurement of transmission systems
    • H04B10/075—Arrangements for monitoring or testing transmission systems; Arrangements for fault measurement of transmission systems using an in-service signal
    • H04B10/079—Arrangements for monitoring or testing transmission systems; Arrangements for fault measurement of transmission systems using an in-service signal using measurements of the data signal

Landscapes

  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Optical Communication System (AREA)

Abstract

광 전송장치의 타임슬롯신호 에러검출기를 공개한다. 광 전송장치의 타임슬롯 신호의 에러를 검출하기 위한 검출기에 있어서, 프레임 동기신호에 따라 타임 슬롯 데이터가 로드되며, 상기 타임슬롯 데이터와 카운팅값이 일치하면 제1클럭신호의 소정 클럭펄스동안 소정 제1상태를 유지하는 인에이블신호를 발생하는 카운팅수단과, 상기 인에이블신호를 상기 제1클럭신호의 1 클럭 동안 지연시켜 제2클럭신호로서 출력하는 신호지연수단과, 상기 제2클럭신호가 소정 제2상태일 때, 타임슬롯신호의 하이 레벨의 에러를 검출하는 하이레벨 에러검출수단과, 인버팅된 상기 제2클럭신호가 소정 제3상태일 때, 타임슬롯신호의 로우 레벨의 에러를 검출하는 로우레벨 에러검출수단, 및 상기 하이 및 로우레벨 에러검출수단의 출력을 논리합 연산하는 수단을 구비한 것을 특징으로 한다. 본 발명에 의하면, 동일한 프레임 동기 구간내에 TSX 신호의 에러 검출이 가능하다는 잇점이 있다.A time slot signal error detector of an optical transmission device is disclosed. A detector for detecting an error of a timeslot signal of an optical transmission apparatus, wherein time slot data is loaded according to a frame synchronization signal, and if the counting value and the counting value coincide with each other, a predetermined number of times during a predetermined clock pulse of the first clock signal is generated. Counting means for generating an enable signal maintaining one state, signal delay means for delaying the enable signal for one clock of the first clock signal and outputting it as a second clock signal, and the second clock signal is predetermined. A high level error detecting means for detecting a high level error of the timeslot signal when in the second state, and a low level error of the timeslot signal when the inverted second clock signal is in the predetermined third state; Low level error detection means, and means for performing an OR operation on the outputs of the high and low level error detection means. According to the present invention, there is an advantage in that error detection of the TSX signal is possible within the same frame synchronization period.

Description

광 전송장치의 타임슬롯(TSX)신호 에러검출기Time Slot (TSX) Signal Error Detector in Optical Transmission Devices

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 본 발명에 따른 광 전송장치의 타임슬롯신호 에러 검출기를 설명하기 위한 회로도.3 is a circuit diagram illustrating a time slot signal error detector of an optical transmission device according to the present invention.

Claims (1)

광 전송장치의 타임슬롯 신호의 에러를 검출하기 위한 검출기에 있어서, 프레임 동기신호에 따라 타임 슬롯 데이터가 로드되며, 상기 타임슬롯 데이터와 카운팅값이 일치하면 제1클럭신호의 소정 클럭펄스동안 소정 제1상태를 유지하는 인에이블신호를 발생하는 카운팅수단; 상기 인에이블신호를 상기 제1클럭신호의 1클럭 동안 지연시켜 제2클럭신호로서 소정 제2상태일때, 타임슬롯신호의 하이 레벨의 에러를 검출하는 하이레벨 에러검출수단; 인버팅된 상기 제2클럭신호가 소정 제3상태일 때, 타임슬롯신호의 로우 레벨의 에러를 검출하는 로우레벨 에러검출수단; 및 상기 하이 및 로우레벨 에러검출수단의 출력을 논리합 연산하는 수단을 구비하는 것을 특징으로 하는 광 전송장치의 타임슬롯신호 에러검출기.A detector for detecting an error of a timeslot signal of an optical transmission apparatus, wherein time slot data is loaded according to a frame synchronization signal, and if the counting value and the counting value coincide with each other, a predetermined number of times during a predetermined clock pulse of the first clock signal is generated. Counting means for generating an enable signal for maintaining one state; High level error detection means for delaying the enable signal for one clock of the first clock signal to detect a high level error of the timeslot signal when the second clock signal is in a predetermined second state; Low level error detection means for detecting a low level error of the timeslot signal when the inverted second clock signal is in a predetermined third state; And means for ORing the outputs of the high and low level error detection means. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950050671A 1995-12-15 1995-12-15 Error detector of tsx in the optical transmitter KR100207652B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950050671A KR100207652B1 (en) 1995-12-15 1995-12-15 Error detector of tsx in the optical transmitter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950050671A KR100207652B1 (en) 1995-12-15 1995-12-15 Error detector of tsx in the optical transmitter

Publications (2)

Publication Number Publication Date
KR970056067A true KR970056067A (en) 1997-07-31
KR100207652B1 KR100207652B1 (en) 1999-07-15

Family

ID=19440574

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950050671A KR100207652B1 (en) 1995-12-15 1995-12-15 Error detector of tsx in the optical transmitter

Country Status (1)

Country Link
KR (1) KR100207652B1 (en)

Also Published As

Publication number Publication date
KR100207652B1 (en) 1999-07-15

Similar Documents

Publication Publication Date Title
KR950003811A (en) Vehicle earthquake warning device
KR940022229A (en) Sync signal generator
KR970056067A (en) Time Slot (TSX) Signal Error Detector in Optical Transmission Devices
KR970055599A (en) Transmission data organization
KR870010692A (en) Frequency multiplication circuit
KR890001272A (en) Signal discrimination circuit
KR900002624A (en) Clamp Pulse Writing Circuit
KR960039631A (en) Glitch Eliminator for Logic Circuits
KR890016795A (en) Data Detection Circuit of Digital Transmission System
KR940020219A (en) Timing verification circuit
KR900002618A (en) Facsimile Code Detection Circuit
SU1453402A1 (en) Sensor of random binary signals
KR920011136A (en) Parallel Frame Detection Circuit of Distributed Frame Structure
KR920004857A (en) Integrated Circuit Inspection Device
KR910001539A (en) Error Detection Circuit Using Clock Phase Comparison
KR900013408A (en) Received signal detection circuit of digital transmission system
KR940023017A (en) Digital Pulse Generator
KR970051407A (en) Synchronous Semiconductor Memory Device
KR920014182A (en) Synchronous signal detection circuit
KR950026142A (en) Synchronous signal processing circuit
KR950020317A (en) Token Loss Detection and Reproduction Circuit
KR970007592A (en) Polarity discrimination and positive signal generator for vertical sync signal
KR950007562A (en) Digital video processing unit
JPS5457924A (en) Data input device
JPS5523677A (en) Selection circuit for delay time

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080328

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee